

Impact of sampling-clock spurs on ADC performance

By Thomas Neu

Analog Field Applications Engineer

Introduction

As modern, high-speed analog-to-digital converters (ADCs) push the spurious-free dynamic range (SFDR) beyond the 100-dB barrier, the demand for a high-quality sampling clock has become greater than ever. Traditionally, system engineers focused mainly on the clock quality when they were trading off the signal-to-noise ratio (SNR) against the input-signal frequency in under-sampling applications. As tougher system requirements such as multicarrier GSM emerge and are starting to demand dynamic ranges in excess of 80 dB over a wide bandwidth, system designers try to eliminate any possible SFDR degradation, such as the spur feedthrough from a distorted sampling clock.


Spurs on the sampling clock as low as -90 dBc can significantly impact the SFDR of the data converter. These low-level spurs can be very difficult to track down because they can have a variety of different origins. They can be generated from crosstalk with an adjacent digital circuit that occurs due to layout constraints, or they can occur simply because the clock source is not properly filtered. An example of improper filtering is shown in Figure 1, which compares two LVDS outputs of the Texas Instruments (TI) CDCE72010, one unfiltered and one with a band-pass filter. The spur reduction of the filtered output is clearly visible.

This article will discuss how spurs on the sampling clock get translated into the output spectrum of the data converter. It will also investigate how the spur amplitude changes with different input frequencies. More and more system designers are moving to an undersampling architecture, and the spur amplitude is highly dependent upon input frequency, as will be shown later. This article will also show how to estimate the SNR degradation caused by the sampling-clock spurs.

Sampling theory

The spurs that result from sampling a data converter with a distorted clock are best described by the relationship of their frequency and amplitude components to the same

Figure 1. Phase noise of CDCE72010's filtered and unfiltered LVDS outputs



components of the sampled input signal. In order to derive that relationship, one has to start with the basic sampling theory. Let's consider the setup shown in Figure 2, where the input signal is


$$x(t) = A_{IN} \times \sin(\omega_{IN}t),$$

and the clock input with a spurious component is

$$y(t) = A \times \sin(\omega_{CLK}t) + B \times \sin(\omega_{St}).$$

The quality of the sampling clock can easily be evaluated with a phase-noise analyzer. It displays the clock's phase noise versus frequency offset from the carrier, which is very helpful when the clock jitter is calculated to determine the SNR of the receiver. The phase-noise plot displays any spurious component on the clock signal, referencing its frequency offset and spur amplitude, S_x , to the main signal. If the amplitude is normalized in dBc/Hz, care must be

Figure 2. Setup with input signal, clock, and clock spur



taken to extract it with the resolution bandwidth of the instrument in that measurement:

$$\text{Amplitude (dBc)} = S_x \text{ (dBc/Hz)} + 10\log(\text{Resolution Bandwidth})$$

Due to the presence of the spur, the original sampling instant, or zero crossing of the clock, has shifted slightly by ΔT . Now the sampling instant, $y(t) = 0$, can be solved for:

$$y(t) = A \times \sin[\omega_{\text{CLK}}(t + \Delta T)] + B \times \sin[\omega_{\text{S}}(t + \Delta T)] = 0$$

$$y(t) = A \times \sin(\omega_{\text{CLK}}t) \times \cos(\omega_{\text{CLK}}\Delta T) + A \times \cos(\omega_{\text{CLK}}t) \times \sin(\omega_{\text{CLK}}\Delta T) + B \times \sin(\omega_{\text{S}}t) \times \cos(\omega_{\text{S}}\Delta T) + B \times \cos(\omega_{\text{S}}t) \times \sin(\omega_{\text{S}}\Delta T) = 0$$

Assuming that $B \ll A$ and $\Delta T \approx 0$ results in:

$$\begin{aligned} \cos(\omega_{\text{CLK}}\Delta T) &\approx 1 & \sin(\omega_{\text{CLK}}\Delta T) &\approx \omega_{\text{CLK}}\Delta T \\ \cos(\omega_{\text{S}}\Delta T) &\approx 1 & \sin(\omega_{\text{S}}\Delta T) &\approx \omega_{\text{S}}\Delta T \end{aligned}$$

The ideal sampling instant is $t = 0$, hence:

$$\sin(\omega_{\text{CLK}}t) = 0 \quad \cos(\omega_{\text{CLK}}t) = 1 \quad \cos(\omega_{\text{S}}t) = 1$$

Substituting these results into $y(t) = 0$ produces:

$$y(t) = A \times \underbrace{\sin(\omega_{\text{CLK}}t)}_0 \times \underbrace{\cos(\omega_{\text{CLK}}\Delta T)}_1 + A \times \underbrace{\cos(\omega_{\text{CLK}}t)}_1 \times \underbrace{\sin(\omega_{\text{CLK}}\Delta T)}_{\omega_{\text{CLK}}\Delta T} + B \times \underbrace{\sin(\omega_{\text{S}}t)}_1 \times \underbrace{\cos(\omega_{\text{S}}\Delta T)}_1 + B \times \underbrace{\cos(\omega_{\text{S}}t)}_1 \times \underbrace{\sin(\omega_{\text{S}}\Delta T)}_{\omega_{\text{S}}\Delta T} = 0$$

$$y(t) = A \times \omega_{\text{CLK}}\Delta T + B \times \sin(\omega_{\text{S}}t) + B \times \omega_{\text{S}}\Delta T = 0$$

Then ΔT can be solved for:
$$\Delta T = -\frac{B \times \sin(\omega_{\text{S}}t)}{A \times \omega_{\text{CLK}} + B \times \omega_{\text{S}}}$$
. Assuming that $A \gg B$ results in
$$\Delta T = -\frac{B \times \sin(\omega_{\text{S}}t)}{A \times \omega_{\text{CLK}}}$$
.

Next, the input signal, $x(t) = A_{\text{IN}} \times \sin(\omega_{\text{IN}}t)$, is sampled at the zero crossing, $t + \Delta T$, of the non-ideal clock:

$$x(t) = A_{\text{IN}} \times \sin(\omega_{\text{IN}}T) = A_{\text{IN}} \times \sin[\omega_{\text{IN}}(t + \Delta T)] = A_{\text{IN}} \times \underbrace{\sin(\omega_{\text{IN}}t)}_1 \times \underbrace{\cos(\omega_{\text{IN}}\Delta T)}_1 + A_{\text{IN}} \times \cos(\omega_{\text{IN}}t) \times \underbrace{\sin(\omega_{\text{IN}}\Delta T)}_{\omega_{\text{IN}}\Delta T}$$

This results in $x(t) = \underbrace{A_{IN} \times \sin(\omega_{IN}t)}_{\text{Ideal Sample}} + \underbrace{A_{IN} \times \cos(\omega_{IN}t) \times \omega_{IN} \Delta T}_{\text{Error Sample}}$.

Focusing on the error sample and substituting ΔT produces:

$$x(t) = A_{IN} \times \omega_{IN} \times \frac{-B \times \sin(\omega_S t)}{A \times \omega_{CLK}} \cos(\omega_{IN} t) = A_{IN} \times \omega_{IN} \times \underbrace{\frac{B}{A \times \omega_{CLK}}}_{\text{Scale Factor of Spur Amplitude}} \times \underbrace{\frac{1}{2} \{ \sin[(-\omega_S + \omega_{IN}) \times t] + \sin[(-\omega_S - \omega_{IN}) \times t] \}}_{\text{Two Frequency Products: } -\omega_S + \omega_{IN} \text{ and } -\omega_S - \omega_{IN}}$$

Therefore, it can be observed that each spurious component of the sampling clock generates two spurs, S1 and S2, in the data converter with amplitude and frequencies relative to the input signal as follows.

$$\begin{aligned} \text{S1 and S2 amplitude: } \frac{B}{A} \times \frac{\omega_{IN}}{2 \times \omega_{CLK}} &= \frac{B}{A} \times \frac{f_{IN}}{2 \times f_{CLK}} \text{ or, in terms of decibels,} \\ &= B - A + 20 \log \left(\frac{f_{IN}}{2 \times f_{CLK}} \right). \end{aligned}$$


$$\begin{aligned} \text{S1 and S2 frequencies: } f_{S1} &= -f_S - f_{IN} \\ f_{S2} &= -f_S + f_{IN} \end{aligned}$$

The resulting spurs can be shifted by one clock period, $2\pi/T = f_{CLK}$, and considering $f_S - f_{CLK} = m$ yields:

$$\begin{aligned} f_{S1} &= -f_S - f_{IN} + f_{CLK} = -f_{IN} + f_{CLK} - f_S = -(f_{IN} - f_{CLK} + f_S) = -(f_{IN} + m) = f_{IN} + m \\ f_{S2} &= -f_S + f_{IN} + f_{CLK} = +f_{IN} + f_{CLK} - f_S = f_{IN} - m \end{aligned}$$

These equations show that the frequencies of the generated spurs will be centered around the input signal and offset by the distance m , which is the difference between the clock frequency and the clock-spur frequency. The amplitude of the generated spurs, on the other hand, is highly dependent upon the input frequency. For every doubling of the input frequency (e.g., $f_{IN} = 20$ MHz versus $f_{IN} = 10$ MHz), the spur amplitude increases by 6 dB! Hence, as system designers consider sampling in higher Nyquist zones, this relationship becomes very important to them.

Sometimes the fast Fourier transform (FFT) plot can be a bit misleading when one is trying to trace spurs back to their origins. If the clock spur is relatively far from the clock frequency, the generated spurs of the ADC can get pushed outside the plot's boundaries—either to negative frequencies or beyond $f_{CLK}/2$. The spurs then alias back in-band and generate an asymmetric FFT plot, as demonstrated in Figure 3.



Measurements

To further demonstrate the impact of the spur's frequency and amplitude, the following experiment was set up (see Figure 4). A low-jitter-signal generator was used to provide a sine-wave input signal to TI's ADS5463 evaluation module (EVM). The ADC input was sampled with a 122.88-MHz clock, and a power combiner and third signal generator were used to mix a spur into the clock's frequency. This way the frequency and amplitude of the spur could easily be adjusted. The spur's amplitude and frequency were verified with a phase-noise analyzer.

For the first experiment, the spur generator was set up to output a tone with a frequency of 102 MHz and an amplitude of -30 dBm. The power combiner reduced the clock and spur signals by about 3 dB. The phase-noise analyzer showed the amplitudes of the clock and spur at -9 dBm and about -33 dBm, respectively, with an offset (m) of about 20.9 MHz (122.88 MHz - 102 MHz) as illustrated in the screen capture in Figure 5. As previously derived, this setup generated two spurs with a spur-amplitude scale factor of

$$B - A + 20 \log \left(\frac{f_{IN}}{2 \times f_{CLK}} \right) = -33 \text{ dBm} - (-9 \text{ dBm}) + 20 \log \left(\frac{10 \text{ MHz}}{2 \times 122.88 \text{ MHz}} \right) = -51.8 \text{ dBc}$$

and spur frequencies of

$$f_{S1} = f_{IN} + m = 10 \text{ MHz} + 20.9 \text{ MHz} = 30.9 \text{ MHz} \text{ and}$$

$$f_{S2} = f_{IN} - m = 10 \text{ MHz} - 20.9 \text{ MHz} = -10.9 \text{ MHz}.$$

Figure 4. Test setup to mix a spur and clock signal





Figure 5. Phase-noise plot of 102-MHz spur with -33-dBm amplitude



The resulting FFT plot of the ADS5463 output is shown in Figure 6. The generated spurs are about 52 dB lower than the input signal and are located at 10.9 and 30.9 MHz. This matches the calculated values very closely.

Next, the spur amplitude was lowered from -30 dBm to -40 dBm. It was expected that the S1 and S2 spur amplitudes would drop by 10 dB as well. This was confirmed with the FFT plot of the ADS5463 output, as illustrated in Figure 7. The frequencies of the spurs stayed the same.

As discussed previously, the spur amplitude is highly dependent upon the frequency of the input signal. To further illustrate this, the frequency of the input signal was increased from 10 MHz to 100 MHz. This changed the spur-amplitude scale factor to

$$B - A + 20 \log \left(\frac{f_{IN}}{2 \times f_{CLK}} \right) = -33 \text{ dBm} - (-9 \text{ dBm}) + 20 \log \left(\frac{100 \text{ MHz}}{2 \times 122.88 \text{ MHz}} \right) = -24 - 7.8 = -31.8 \text{ dBc}$$

and the frequencies of the two spurs to $f_{S1} = -f_S + f_{IN} = -102 \text{ MHz} + 100 \text{ MHz} = -2 \text{ MHz}$ and $f_{S2} = -f_S - f_{IN} = -102 \text{ MHz} - 100 \text{ MHz} = -202 \text{ MHz}$.

Aliasing them back in-band generated two spurs, $f_{S1} = -2 \text{ MHz} = +2 \text{ MHz}$ and

$$f_{S2} = -202 \text{ MHz} + (2 \times 122.88 \text{ MHz}) = 43.8 \text{ MHz}.$$

Figure 6. FFT output of 102-MHz, -30-dBm clock spur





Figure 7. FFT output of 102-MHz, -40-dBm clock spur



This was also confirmed with the FFT plot of the ADS5463 output (see Figure 8).

For the last experiment, a comparison of spur frequencies was made with the clock frequency set at 102 MHz and at 132 MHz. The spur amplitude was set to -30 dBm, and the input signal was set to 10 MHz. These settings caused the spur-frequency offset (m) to change from about 20.9 MHz to about 9.1 MHz, respectively. Two new spur frequencies resulted:

$$f_{S1} = f_{IN} + m = 10 \text{ MHz} + 9.1 \text{ MHz} = 19.1 \text{ MHz}$$

$$f_{S2} = f_{IN} - m = 10 \text{ MHz} - 9.1 \text{ MHz} = 0.9 \text{ MHz}$$

Once again, this correlated very well with the FFT output plot from the ADS5463, as illustrated in Figure 9.

Practical example

Let's go back and analyze the case of the CDCE72010, mentioned earlier under "Introduction." This device's low-jitter phase-locked loop was configured to drive the TI ADS5483 with LVDS outputs at 122.88 MSPS. No filter was placed between the outputs of the CDCE72010 and the clock input of the ADS5483. This way the full effect of the clock spurs in a real-world design can be observed.

Figure 8. FFT output of 102-MHz, -30-dBm clock spur





Figure 9. FFT output of -30-dBm clock spur at 132 MHz versus 102 MHz



The phase-noise plot of the unfiltered CDCE72010 in Figure 10 shows two spurs that will impact the SFDR performance of the ADS5483. One spur (S1) is offset about 27 MHz with an amplitude of about -130 dBc/Hz; the other spur (S2) is offset about 3 MHz with an amplitude of about -138 dBc/Hz. The actual spurs are 6 dB lower than shown in the plot because the phase-noise analyzer sums the spurs of the two sidebands together.

The amplitudes of the two spurs can be converted from dBc/Hz to dBc as described before:

$$\begin{aligned} \text{For S1, } 136 \text{ dBc/Hz} &= -136 \text{ dBc} + 10 \log(27 \text{ MHz} \times 1\%) \\ &= -136 \text{ dBc} + 54.4 \text{ dB} \\ &= -81.6 \text{ dBc.} \end{aligned}$$

$$\begin{aligned} \text{For S2, } -144 \text{ dBc/Hz} &= -144 \text{ dBc} + 10 \log(3 \text{ MHz} \times 1\%) \\ &= -144 \text{ dBc} + 45 \text{ dB} \\ &= -99 \text{ dBc.} \end{aligned}$$

These results can be used to calculate the spur amplitudes of the ADC output spectrum:

$$\begin{aligned} \text{S1} &= 81.6 \text{ dBc} + 20 \log\left(\frac{100 \text{ MHz}}{2 \times 122.88 \text{ MHz}}\right) \\ &= -81.6 \text{ dBc} - 7.8 \text{ dB} \\ &= -89.4 \text{ dBc} \end{aligned}$$

$$\begin{aligned} \text{S2} &= -99 \text{ dBc} + 20 \log\left(\frac{100 \text{ MHz}}{2 \times 122.88 \text{ MHz}}\right) \\ &= -99 \text{ dBc} - 7.8 \text{ dB} \\ &= -106.8 \text{ dBc} \end{aligned}$$

These amplitudes match the measured spur amplitudes of the ADC output spectrum fairly well (within 1 to 2 dB), as shown in Figure 11.

Figure 10. Phase-noise plot of CDCE72010's unfiltered LVDS output




Figure 11. FFT output with 100-MHz input and a 122.88-MHz LVDS clock





Figure 12. FFT output with 122.88-MHz clock and a 102-MHz, -30-dBm spur



Impact of clock spurs on SNR

Besides reducing the SFDR, spurs on the clock also impact the SNR of the data converter. Since the spurs are at a fixed frequency, they are considered deterministic jitter (DJ); and they contribute to the overall clock jitter, which in turn highly impacts the SNR.

The peak-to-peak DJ from the clock spur can be approximated by

$$DJ_{PP} \approx \frac{S_X(\text{dBc})}{\pi \times f_{CLK} \times 20}$$

where S_X (dBc) is the spur amplitude in dBc. The RMS jitter can be calculated as

$$DJ_{RMS} \approx \frac{DJ_{PP}}{14}$$

As in the first experiment, with the measured amplitude of the spurs at -33 dBm and that of the clock at about -10 dBm, the relative spur amplitude is roughly

$$-33 \text{ dBm} - (-10 \text{ dBm}) = -23 \text{ dBc.}$$

Substituting -23 dBc into the formula for DJ_{RMS} yields

$$DJ_{RMS} \approx \frac{DJ_{PP}}{14} = \frac{1}{14} \times \frac{2 \times 10^{-23}}{\pi \times 122.88 \text{ MHz}} = 26 \text{ ps.}$$

Since there are two spurs with a 20-MHz offset, the 26-ps DJ of each spur can be summed together for a total DJ of about 52 ps.

For calculating the SNR of the data converter, the DJ needs to be added to the phase noise of the clock and the aperture jitter of the ADC. However, in this case, the DJ far exceeds the other two jitter components. Therefore, the resulting SNR can be calculated with a jitter of about 52 ps ($f_{IN} = 10$ MHz), which is approximately 50.5 dBFS.

The resulting FFT plot of this setup with the ADS5463 is shown in Figure 12. The plot clearly shows the two resulting spurs with an amplitude of -52 dBc and an SFDR of about -52 dBc. The SNR ≈ 50 dBFS, which matches the calculated value very well.

Conclusion

This article has shown that spurs on the ADC sampling clock can significantly degrade the overall system SFDR as well as the SNR. This effect gets amplified even more in undersampling applications where the signal input is moved to higher frequencies than those traditionally used for baseband input. Therefore, it can be concluded that a filtered, high-quality sampling clock is necessary for system engineers who are trying to achieve maximum data-converter performance.

Related Web sites

dataconverter.ti.com

www.ti.com/sc/device/partnumber

Replace *partnumber* with ADS5463, ADS5483, or CDCE72010

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center Home Page

support.ti.com

TI Semiconductor KnowledgeBase Home Page

support.ti.com/sc/knowledgebase

Product Information Centers

Americas	Phone	+1(972) 644-5580
Brazil	Phone	0800-891-2616
Mexico	Phone	0800-670-7544
	Fax	+1(972) 927-6377
	Internet/Email	support.ti.com/sc/pic/americas.htm

Europe, Middle East, and Africa

Phone	
European Free Call	00800-ASK-TEXAS (00800 275 83927)
International	+49 (0) 8161 80 2121
Russian Support	+7 (4) 95 98 10 701

Note: The European Free Call (Toll Free) number is not active in all countries. If you have technical difficulty calling the free call number, please use the international number above.

Fax	+ (49) (0) 8161 80 2045
Internet	support.ti.com/sc/pic/euro.htm

Japan

Fax	International	+81-3-3344-5317
	Domestic	0120-81-0036
Internet/Email	International	support.ti.com/sc/pic/japan.htm
	Domestic	www.tij.co.jp/pic

Asia

Phone	
International	+91-80-41381665
Domestic	<u>Toll-Free Number</u>
Australia	1-800-999-084
China	800-820-8682
Hong Kong	800-96-5941
India	1-800-425-7888
Indonesia	001-803-8861-1006
Korea	080-551-2804
Malaysia	1-800-80-3973
New Zealand	0800-446-934
Philippines	1-800-765-7404
Singapore	800-886-1028
Taiwan	0800-006800
Thailand	001-800-886-0010
Fax	+886-2-2378-6808
Email	tiasia@ti.com or ti-china@ti.com
Internet	support.ti.com/sc/pic/asia.htm

Safe Harbor Statement: This publication may contain forward-looking statements that involve a number of risks and uncertainties. These "forward-looking statements" are intended to qualify for the safe harbor from liability established by the Private Securities Litigation Reform Act of 1995. These forward-looking statements generally can be identified by phrases such as TI or its management "believes," "expects," "anticipates," "foresees," "forecasts," "estimates" or other words or phrases of similar import. Similarly, such statements herein that describe the company's products, business strategy, outlook, objectives, plans, intentions or goals also are forward-looking statements. All such forward-looking statements are subject to certain risks and uncertainties that could cause actual results to differ materially from those in forward-looking statements. Please refer to TI's most recent Form 10-K for more information on the risks and uncertainties that could materially affect future results of operations. We disclaim any intention or obligation to update any forward-looking statements as a result of developments occurring after the date of this publication.

E093008

All trademarks are the property of their respective owners.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated