







#### **[DLPA2005](http://www.ti.com.cn/product/cn/dlpa2005?qgpn=dlpa2005)**

ZHCSD09B –SEPTEMBER 2014–REVISED OCTOBER 2015

# **DLPA2005** 电源管理和 **LED/**灯驱动器 **IC**

## <span id="page-0-1"></span>**1** 特性

**TEXAS** 

**INSTRUMENTS** 

- <span id="page-0-4"></span>• 高效红-绿-蓝三色 (RGB) 发光二极管 (LED)/灯驱动 器, 在小型芯片级封装中集成了降压/升压 DC-DC 转换器、数字微镜器件 (DMD) 电源、数字电源外 设 (DPP) 内核电源、1.8V 负载开关以及测量系统
- <span id="page-0-6"></span>• 三个用于通道选择的低阻抗(27°C 时典型值为 30mΩ)金属氧化物半导体场效应晶体管 (MOSFET) 开关
- 每个通道具有独立的 10 位电流控制
- 针对 DLPA2005 嵌入式应用的最大 LED 电流为 2.4A
- DMD 调节器
	- 仅需一个电感器
	- VOFS:10V
	- VBIAS:18V
	- $-$  VRST:  $-14V$
	- 当禁用时对接地 (GND) 被动放电
- <span id="page-0-5"></span><span id="page-0-3"></span><span id="page-0-2"></span>• DPP 1.1V 内核电源
	- 具有集成开关场效应晶体管 (FET) 的同步降压 转换器
	- 支持高达 600mA 的输出电流
- VLED 降压/升压转换器
	- 轻负载电流状态下的省电模式
- 低阻抗负载开关
	- VIN 范围为 1.8V 至 3.6V
	- 支持高达 200mA 的电流
	- 当禁用时对接地 (GND) 被动放电
- DMD 复位信号生成和电源排序
- 33MHz 串行外设接口 (SPI)
- <span id="page-0-0"></span>• 用于测量模拟信号的多路复用器
	- 电池电压
	- LED 电压,LED 电流
- 光传感器(用于白点修正)
- 内部基准电压

Tools & **[Software](http://www.ti.com.cn/product/cn/DLPA2005?dcmp=dsproject&hqs=sw&#desKit)** 

- 外部(热敏电阻)温度传感器
- 监视和保护电路
	- 热模警告和热关断
	- 低电池电压警告
	- 可编程的电池欠压闭锁 (UVLO)
	- 负载开关 UVLO
	- 过流和欠压保护
- DLPA2005 QFN 封装
	- 48 引脚 0.4mm 间距
	- 芯片尺寸: 6.0mm × 6.0mm ± 0.15mm

## **2** 应用

DLP® Pico™投影仪 DLP®移动传感

## **3** 说明

DLPA2005 是一款专用于 DLP2010、DLP2010NIR 和 DLP3010 数字微镜器件 (DMD) 的电源管理多通道 IC (PMIC)/RGB LED/灯驱动器,与 DLPC3430、 DLPC3433、DLPC3435、DLCP3438 或 DLPC150 数 字控制器搭配使用。为确保这些芯片组可靠运行,必须 与 DLPA2000 或 DLPA2005 搭配使用。





(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

## 目录

8

9

 $11.2$ 

 $11.3$ 



## <span id="page-1-0"></span>4 修订历史记录









Application and Implementation ........................... 38 8.3 Typical Mobile Sensing Application ....................... 40 Power Supply Recommendations....................... 43

> 商标 …………………………………………………………… 46

www.ti.com.cn

**Pane** 



## <span id="page-2-0"></span>**5 Pin Configuration and Functions**





#### **Pin Functions**

ZHCSD09B –SEPTEMBER 2014–REVISED OCTOBER 2015 **[www.ti.com.cn](http://www.ti.com.cn)**

**[DLPA2005](http://www.ti.com.cn/product/cn/dlpa2005?qgpn=dlpa2005)**

Texas<br>Instruments

## **Pin Functions (continued)**





#### **[DLPA2005](http://www.ti.com.cn/product/cn/dlpa2005?qgpn=dlpa2005) [www.ti.com.cn](http://www.ti.com.cn)** ZHCSD09B –SEPTEMBER 2014–REVISED OCTOBER 2015

## <span id="page-4-0"></span>**6 Specifications**

### <span id="page-4-1"></span>**6.1 Absolute Maximum Ratings**

Over operating free-air temperature (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *[Recommended](#page-4-3) Operating [Conditions](#page-4-3)* . Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### <span id="page-4-2"></span>**6.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## <span id="page-4-3"></span>**6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted).



## <span id="page-4-4"></span>**6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/cn/lit/pdf/spra953).

(2) Estimated when mounted on high K JEDEC board per JESD 51-7 with thickness of 1.6 mm, 4 layers, size of 76.2 mm × 114.3 mm, and 2-oz. copper for top and bottom plane. Actual thermal impedance will depend on PCB used in the application.



ZHCSD09B –SEPTEMBER 2014–REVISED OCTOBER 2015 **[www.ti.com.cn](http://www.ti.com.cn)**

#### <span id="page-5-0"></span>**6.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted) (see  $(1)(2)(3)$ )



(1) Fully functional but limited parametric performance

(2) Including rectifying diode

(3) Typicals are at 25 C.

(4) To reduce ripple the  $C_{\text{OUT}}$  can be increased.  $V_{\text{RIPPLE}}$  is inversely proportional to  $C_{\text{OUT}}$ .



## **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted) (see <sup>[\(1\)\(2\)\(3\)](#page-8-0)</sup>)



ZHCSD09B –SEPTEMBER 2014–REVISED OCTOBER 2015 **[www.ti.com.cn](http://www.ti.com.cn)**

## **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted) (see <sup>[\(1\)\(2\)\(3\)](#page-8-0)</sup>)





## **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted) (see <sup>[\(1\)\(2\)\(3\)](#page-8-0)</sup>)

<span id="page-8-0"></span>

ZHCSD09B –SEPTEMBER 2014–REVISED OCTOBER 2015 **[www.ti.com.cn](http://www.ti.com.cn)**

## <span id="page-9-0"></span>**6.6 Data Transmission Timing Requirements**

VBAT =  $3.6 \pm 5\%$ , T<sub>A</sub> =  $25 \,^{\circ}\text{C}$ , C<sub>L</sub> =  $10 \,^{\circ}\text{P}$  (unless otherwise noted)



(1) The DLPC3430/DLPC3435 processors send and receive data on the falling edge of the clock.



**Figure 1. SPI Timing Diagram**



#### <span id="page-10-0"></span>**6.7 Typical Characteristics**

<span id="page-10-1"></span>The maximum output current of the buck-boost is a function of input voltage (VIN), and output voltage (VLED). The relationship between VIN, VLED, and MAX ILED is shown in [Figure](#page-10-1) 2. Please note that VLED is the output of the buck-boost regulator, which includes the voltage drop across the sense resistor RLIM (39 mOhms typical), internal strobe control switch (75 mΩ max), and the forward voltage of the LED. For example, to drive 2.4 A of current through a LED with  $Vf = 4.8$  V using the DLPA2005, the minimum input voltage needs to be 4.5 V.



2.3 V < VLED < 4.8 V

#### **Figure 2. Maximum LED Output Current as a Function of Input Voltage (VIN) and Buck-Boost Output Voltage (VLED)**

#### **NOTE**

Measured on a typical unit. VLED is the output of the buck-boost regulator and includes the voltage drop across the sense resistor, internal strobe control switch, and the forward voltage of the LED.



## <span id="page-11-0"></span>**7 Detailed Description**

### <span id="page-11-1"></span>**7.1 Overview**

<span id="page-11-3"></span>The DLPA2005 is a power management and LED driver IC optimized for DLP video and data display systems. DLPA2005 is part of the chipset comprising of either DLP2010 (.2WVGA) DMD and DLPC3430/DLPC3435 controller, the DLP2010NIR (.2WVGA-NIR) DMD and DLPC150 controller, or the DLP3010 (.3 720p) DMD and DLPC3433/DLPC3438 controller. The DLPA2005 contains a complete LED driver including high efficiency power convertors. The DLPA2005 can supply up to 2.4 A per LED. Integrated high-current switches are included for sequentially selecting R, G, and B LEDs. The DLPA2005 also contains three regulated DC supplies for the DMD reset circuitry: VBIAS, VRST and VOFS, as well as a regulated DC supply of 1.1 V and a load switch for the 1.8 V to support the controllers. The DLPA2005 has a SPI used for setting the configuration. Using SPI, currents can be set independently for each LED with 10-bit resolution. Other features included are the generation of the system reset, power sequencing, input signals for sequentially selecting the active LED, IC self-protections, and an analog MUX for routing analog information to an external ADC.

## <span id="page-11-2"></span>**7.2 Functional Block Diagram**



- A. Pin names refer to DLPA2005 pinout
- B. Pins connected to 'system power' can be locally decoupled with the capacity as indicated in the block diagram. At least adequate decoupling capacity (50 μF or more) should be connected at the location the supply is entering the board.



#### <span id="page-12-0"></span>**7.3 Feature Description**

#### **7.3.1 DMD Regulators**

DLPA2005 contains three switch-mode power supplies that power the DMD. These rails are VOFS, VBIAS, and VRST. After pulling the PROJ\_ON pin high, the DMD is first initialized followed by a power-up of the VOFS line after a small delay of less than 10 ms followed by VBIAS and VRST with an additional delay of 145 ms. The LED driver and STROBE DECODER circuit can only be enabled after all three rails are enabled. There are two power-down sequences, the normal power-down timing initiated after pulling the PROJ\_ON pin low, and a fast power-down mode where if any one of the rails encounters a fault such as an output short, all three rails are discharged simultaneously. The detailed power-up and power-down diagrams are shown in [Figure](#page-12-1) 3 and [Figure](#page-13-0) 4.





#### **NOTE**

<span id="page-12-1"></span>All values are typical (unless otherwise noted).

EXAS **NSTRUMENTS** 

## **Feature Description (continued)**



**Figure 4. Power Sequence Fault Shutdown Mode**

**NOTE**

All values are typical (unless otherwise noted).

#### <span id="page-13-1"></span><span id="page-13-0"></span>**7.3.2 RGB Strobe Decoder**

DLPA2005 contains RGB color-sequential circuitry that is composed of three NMOS switches, the LED driver, the strobe decoder, and the LED current control. The NMOS switches are connected to the terminals of the external LED package and turn the currents through the LEDs on and off. Package connections are shown in [Figure](#page-14-0) 5 and [Figure](#page-19-0) 9 and corresponding switch map in [Table](#page-14-1) 1.

The LED\_SEL[1:0] signals typically receive a rotating code switching from RED to GREEN to BLUE and then back to RED. When the LED SEL[1:0] input signals select a specific color, the NMOSFETs are controlled based on the color selected, and a 10-bit current control DAC for this color is selected that provides a control current to the RGB LEDs feedback control network.



## **Feature Description (continued)**



**Figure 5. Switch Connection for a Common-Anode LED Assembly**



<span id="page-14-1"></span><span id="page-14-0"></span>

The switching of the three NMOS switches is controlled such that switches are returned to the open position first before the closed connections are made (break before make). The dead time between opening and closing switches is controlled through the BBM register. Switches that already are in the closed position (and are to remain in the closed state according to the SWCNTRL register) are not opened during the BBM delay time.



TIME

**Figure 6. BBM Timing (See Register 0Bh in [Table](#page-31-0) 20)**

#### **7.3.3 LED Current Control**

DLPA2005 provides time-sequential circuitry to drive three LEDs with independent current control. A system based on a common anode LED configuration is shown in [Figure](#page-19-0) 9 and consists of a buck-boost converter, which provides the voltage to drive the LEDs, three switches connected to the cathodes of the LEDs, an RLIM resistor used to sense the LED current, and a current DAC to control the LED current. The voltage measured at the pin  $V(RLIM K)$  is used by the regulator loop.

The STROBE DECODER controls the switch positions as described in the previous section (*RGB [Strobe](#page-13-1) [Decoder](#page-13-1)* ). With all switches in the open position, the buck-boost output assumes an output voltage of 3.5 V.

For a common-anode RGB LED configuration, the buck-boost output voltage (VLED) assumes a value such that the voltage drop across the sense resistor equals

$$
(SW4_lDAC[9:0] | value + ILED) \times RLIM
$$
\n
$$
(1)
$$

when SW4 is closed. The exact value of VLED depends on the current setting and the voltage drop across the LED but is limited to 5.4 V. When the STROBE decoder switches from SW4 to SW5, the buck-boost assumes a new output voltage such that the sense voltage equals:

(SW5\_IDAC[9:0]Ivalue + ILED) × RLIM (2)

and finally when SW6 is selected.

(SW6\_IDAC[9:0]Ivalue + ILED) × RLIM (3)

## **7.3.4 Maximum Led Currents and Efficiency Considerations**

The DLPA2005 comprises a buck-boost power converter to supply the appropriate VLED to the LEDs. The maximum obtainable LED current for a given LED forward voltage are limited by three items:

- The inherent maximum LED current of the PAD2005, i.e. for DAC setting 03FFh.
- The maximum input current of about 4 A.
- The converter efficiency.
- Junction and ambient temperature

In the [Figure](#page-10-1) 2 graph the LED current versus DAC setting is given for several supply voltages (VIN). The load was configured for each supply case such that at the maximum attainable current VOUT max=4.8 V.

For the higher supply voltages VIN>4.5 V the DAC current increases linearly up to the max setting of 3FFh. At that setting the ILED is about 2.5 A. For VIN=2.3 V and VIN=2.7 V the LED current is typically limited to 0.9 A and 1.3 A, respectively. Main reason of this limitation is the maximum input current in combination with the limited converter efficiency. This can be understood by looking at the equation describing the power conversion:

$$
V_{OUT} \cdot I_{OUT} = \eta_{\text{eff}} \cdot V_{IN} \cdot I_{IN}
$$

This equation states that the output power of the converter is equal to the input power times the converter efficiency. As indicated above, the input current IIN of the power converter is maximized to about 4A. The  $n_{eff}$  is the efficiency of the power converter, as described further down this section. For the lower input voltage the power converter runs as a boost converter.

(VOUT=4.8 V). Assuming 100% efficiency, VIN=2.3 V, VOUT=4.8 V and IINmax=4 A, the maximum attainable ILED is:

$$
I_{LED} = \frac{\eta_{eff} \cdot V_{IN} \cdot I_{IN}}{V_{OUT}} = \frac{1 \cdot 2.3V \cdot 4A}{4.8V} = 1.9A
$$

For the power converter approaching the maximum input current, the efficiency can roll down significantly. As a result the maximum LED current for VIN=2.3 V and VOUT=4.8 V is about 0.9 A.

The efficiency of the power converter depends on the input supply voltage and the output loading, i.e. output voltage and output current. In the below graph efficiency curves as a function of the LED current are given for several input supply voltages. Again for each of these supply cases the load was controlled such that at maximum output current the output voltage was about 4.8 V.







#### <span id="page-16-2"></span>**Figure 7. Measured Typical Power converter efficiency as a function of ILED for several supply voltages (VOUTmax=4.8V for each supply)**

Note that in the measurement the output of the buck-boost regulator includes the voltage drop across the sense resistor RLIM, the voltage drop across the internal strobe control switch, and the forward voltage of the LED.

For higher input voltages the power converter runs at an efficiency of 85% or better. For the lower supply voltages because of the boost action, the efficiency quickly rolls down. Refer to section Thermal [Considerations](#page-44-0) for information related to these efficiencies.

#### **7.3.5 Calculating Inductor Peak Current**

To properly configure the DLPA2005 device, a 2.2-μH inductor must be connected between pin L1 and pin L2. The peak current for the inductor in steady state operation can be calculated.

[Equation](#page-16-1) 4 shows how to calculate the peak current I<sub>1</sub> in step down mode operation, and Equation 5 shows how to calculate the peak current I<sub>2</sub> in boost mode operation. V<sub>IN1</sub> is the maximum input voltage, V<sub>IN2</sub> is the minimum input voltage, f is the switching frequency (2.25 MHz), and L the inductor value (2.2  $\mu$ H).

<span id="page-16-1"></span><span id="page-16-0"></span>
$$
I_1 = \frac{I_{OUT}}{0.8} + \frac{V_{OUT}(V_{INI} - V_{OUT})}{2 \times V_{INI} \times f \times L}
$$
\n
$$
I_2 = \frac{V_{OUT} \times I_{OUT}}{0.8 \times V_{IN2}} + \frac{V_{IN2}(V_{OUT} - V_{IN2})}{2 \times V_{OUT} \times f \times L}
$$
\n(4)

The critical current value for selecting the right inductor is the higher value of  $I_1$  and  $I_2$ . Also consider that load transients and error conditions may cause higher inductor currents. This needs to be accounted for when selecting an appropriate inductor. Internally the switching current is limited to a maximum of 4 A.

#### **[DLPA2005](http://www.ti.com.cn/product/cn/dlpa2005?qgpn=dlpa2005)**

ZHCSD09B –SEPTEMBER 2014–REVISED OCTOBER 2015 **[www.ti.com.cn](http://www.ti.com.cn)**



#### **7.3.6 LED Current Accuracy**

The LED drive current is controlled by a current DAC (Digital to Analog Converter) and can be set independently for switch SW4, SW5 and SW6. For the DLPA2005, the DAC is trimmed at a current of 2528 mA at code: 0x3FFh, and the step size is 2.47 mA. First order gain-error of the DAC can be neglected, but an offset current error must be taken into account. This offset error differs depending on the used RLIM, and is ±100 mA for the DLPA2005 using a current sense resistor of 39 mΩ.

The max current of the DLPA2005 (SWx IDAC[9:0] = 0x3FFh) is regulated to 2528 mA. At the lowest setting (SWx\_IDAC[9:0] = 0x029h) the current is regulated to 101 mA (DLPA2005). For this current setting (0x028h), the absolute current error results into a large relative error, however this is not a typical operating point.

For best accuracy of the LED current, take the below two considerations into account:

- The LED current setting does not only depend on the accuracy of the RLIM resistor but also strongly depends on the added resistance of pcb traces in the ground route of RLIM and the soldering quality. Due to the low value of the current sense resistor RLIM, any extra introduced resistance of e.g. several milliohms will result in a noticeable different LED current.
- Voltage sensing across RLIM is internally referred to the analog ground, i.e. pin 5 AGND1 and pin 20 GND. To prevent any voltage drop between the ground connection of RLIM and the AGND of the PAD2005, make a star connection of the RLIM ground near pin 5. Take care to make it a low ohmic route that can handle the high LED current. Subsequently, make the ground connection for pin 5 to the system ground low ohmic as well.

Taking the above measures relative to RLIM, the ILED current should align with the calculated value according to:

- Decimal\_Code# = (set\_current min\_current)/ step\_current.
- If needed translate the Decimal Code# to HEX code before entering in the control software.

#### **7.3.7 Transient Current Limiting**

Typically the forward voltages of the green and blue diodes are close to each other (about 3 to 4 V). However, the forward voltage of the red diode is significantly lower (1.8 to 2.5 V). This can lead to a current spike in the red diode when the strobe controller switches from green or blue to red because VLED is initially at a higher voltage than required to drive the RED diode. DLPA2005 provides transient current limiting for each switch to limit the current in the LEDs during the transition. The transient current limit value is controlled through the ILIM[3:0] bits in the IREG register. The same register also contains three bits to select which switch employs the transient current limiting feature. In a typical application, the transient current limit will only apply to the RED diode, and the ILIM[3:0] value will typically be set approximately 10% higher than the DC regulation current. The effect that the transient current limit has on the LED current is shown in [Figure](#page-18-0) 8.





<span id="page-18-0"></span>Red LED current without transient current limit. The current overshoots because the buck-boost voltage starts at the (higher) level of the green or blue LED.



limit active

TIME

#### **Figure 8. RED LED Current With and Without Transient Current Limit**

ZHCSD09B –SEPTEMBER 2014–REVISED OCTOBER 2015 **[www.ti.com.cn](http://www.ti.com.cn)**

(6)





#### <span id="page-19-0"></span>**7.3.8 1.1-V Regulator (Buck Converter)**

 $\overline{V}$ The buck converter creates a voltage of 1.1 V, and due to its switching nature, an output ripple with a frequency of approximately 2.25 MHz occurs on its output. This ripple is strongly dependent on the decoupling capacitor at the output in combination with the inductor. The magnitude of the ripple can be calculated with [Equation](#page-19-1) 6.

<span id="page-19-1"></span>
$$
\Delta V_{\text{CORE}} = V_{\text{CORE}} \times \frac{1 - \frac{V_{\text{CORE}}}{V_{\text{INC}}}}{L \times f} \times \left(\frac{1}{8 \times C_{\text{OUT}} \times f} + \text{ESR}\right)
$$

The best way to minimize this ripple is to select a capacitor with a very-low ESR.

**EXAS NSTRUMENTS** 



**[DLPA2005](http://www.ti.com.cn/product/cn/dlpa2005?qgpn=dlpa2005)**



#### **7.3.9 Measurement System**

The measurement system is composed of a 10:1 analog multiplexer (MUX), a programmable-gain amplifier, and a comparator. It works together with the DPP processor to provide:

- White-point correction (WPC) by independently adjusting the RGB LED currents after measuring the brightness of each color with an external light sensor
- A measurement of the:
	- Battery voltage
	- LED forward voltage
	- Exact LED current
	- Temperature as derived by measuring the voltage across an external thermistor

[Figure](#page-20-0) 10 shows a block diagram of the measurement system.



**Figure 10. Block Diagram of the Measurement System**



<span id="page-20-0"></span>



#### <span id="page-21-0"></span>**7.3.10 Protection Circuits**

DLPA2005 has several protection circuits to protect the IC and system from damage due to excessive power consumption, die temperature, or over-voltages. These circuits are described in the following sections.

#### *7.3.10.1 Thermal Warning (HOT) and Thermal Shutdown (TSD)*

DLPA2005 continuously monitors the junction temperature and issues a HOT interrupt if temperature exceeds the HOT threshold. If the temperature continues to increase above the thermal shutdown threshold, all rails are disabled and the TSD bit in the INT register is set. After the temperature drops below its threshold, the system recovers and waits for the DPP to resend the DMD\_EN bit.



**Figure 11. Definition of the Thermal Shutdown and Hot-Die Temperature Warning**

#### *7.3.10.2 Low Battery Warning (BAT\_LOW) and Undervoltage Lockout (UVLO)*

If the battery voltage drops below the BAT\_LOW threshold (typically 3 V) the BAT\_LOW interrupt is issued, but normal operation continues. After the battery drops below the undervoltage threshold which has a default hardcoded value of 2.3 V (this UVLO voltage can be changed through register 09 h from 2.3 to 4.5 V), the UVLO interrupt is issued, all rails are powered down in sequence, the DMD\_EN bit is reset, and the part enters STANDBY mode. The power rails cannot be re-enabled before the input voltage recovers to >2.4 V. To re-enable the rails, the PROJ\_ON pin must be toggled. The undervoltage threshold is programmable from 2.3 to 4.5 V in 31 steps.

The UVLO shutdown process will protect the DMD by allowing time for the mirrors to park, then doing a fast discharge of VOFS, VRST, and VBIAS. This protection occurs even in the case of sudden battery removal from the projector, as long as the bulk capacitance on the battery voltage (VINx) keeps this voltage above 2.3 V for as long as needed for VOFS, VRST, and VBIAS to discharge to the required safe levels as shown in the DMD data sheet. VOFS, VRST, and VBIAS discharge times depend on the load capacitance on each regulator. When for instance every supply is decoupled using a capacitor of 0.5 µF, VINx should stay above 2.3 V for at least 100 µs after the battery is suddenly removed. During this time, the mirrors can be placed in a safe position and VOFS, VRST, and VBIAS can be discharged.

#### **NOTE**

Capacitive loads should be such that LS\_OUT stays above 1.65 V until VOFS, VRST, and VBIAS have discharged to their required safe levels.





(1) This time is programmable from 0 to 100  $\mu$ s

#### **Figure 12. UVLO is Asserted When the Input Supply Drops Below the UVLO Threshold**

#### *7.3.10.3 DMD Regulator Fault (DMD\_FLT)*

The DMD regulator is continuously monitored to check if the output rails are in regulation and if the inductor current increases as expected during a switching cycle. If either one of the output rails drops out of regulation (for example, due to a shorted output) or the inductor current does not increase as expected during a switching cycle (due to a disconnected inductor), the DMD\_FLT interrupt bit is set in the INT register, the DMD\_EN bit is reset, and the DMD regulator is shut down. Resetting the DMD\_EN bit also causes the LED driver to power down. To restart the system, the PROJ\_ON pin must be toggled. In case the interrupt is masked, it is sufficient to set the DMD EN bit to restart the system.

#### *7.3.10.4 V6V Power-Good (V6V\_PGF) Fault*

The LED driver regulation loop requires the V6V rail for proper operation. The rail is continuously monitored and should the output drop below the power-good threshold, the V6V\_PGF bit is set. The VLED buck-boost is then disabled and attempts to restart automatically.

#### *7.3.10.5 VLED Overvoltage (VLED\_OVP) Fault*

If the buck-boost output voltage rises above 5.4 V, the VLED OVP interrupt is set but the buck-boost regulator is not turned off. A typical condition to cause this fault is an open LED.

#### *7.3.10.6 VLED Power Save Mode*

In normal PWM operation, the efficiency of the VLED buck-boost converter dramatically reduces for LED currents below 100 mA. In this case, the power save mode allows high converting efficiency at low output currents by skipping pulses in the switcher's gate driver control.

#### *7.3.10.7 V1V8 PG Failure*

If for any reason the voltage on the LS\_OUT drops below approximately 1.3 V, then VOFS, VBIAS, and VRST immediately go into fast shut down. Holding off power down to do mirror parking is not included since 1.3 V is too low to wait for this. Reactivating can only be done by toggling the PROJ\_ON off and on again.

#### *7.3.10.8 Interrupt Pin (INTZ)*

Use the interrupt pin to signal events and fault conditions to the host processor. Whenever a fault or event occurs in the IC, the corresponding interrupt bit is set in the INT register, and the open-drain output is pulled low. The INTZ pin is released (returns to HiZ state) and fault bits are cleared when the INT register is read by the host.

However, if a failure persists, the corresponding INT bit remains set and the INTZ pin is pulled low again after a maximum of 32 µs.



Interrupt events include fault conditions such as power-good faults, over-voltage, over-temperature shutdown, and UVLO. For all interrupt conditions see the interrupt register on [Table](#page-31-1) 22.

The MASK register is used to mask events from generating interrupts, that is, from pulling the INTZ pin low. The MASK settings affect the INTZ pin only and have no impact on protection and monitor circuits themselves. When an interrupt is masked, the event causing the interrupt still sets the corresponding bit in the INT register. However, it does not pull the INTZ pin low.

#### *7.3.10.9 SPI*

DLPA2005 provides a 4-wire SPI port that supports high-speed serial data transfers up to 33.3 MHz. Support includes register and data buffer write and read operations. The SPI\_CSZ input serves as the active low chip select for the SPI port. The SPI CSZ input must be forced low in order to write or read registers and data buffers. When SPI\_CSZ is forced high, the data at the SPI\_DIN input is ignored, and the SPI\_DOUT output is forced to a high-impedance state. The SPI\_DIN input serves as the serial data input for the port; the SPI\_DOUT output serves as the serial data output. The SPI\_CLK input serves as the serial data clock for both the input and output data. Data is latched at the SPI\_DIN input on the rising edge of SPI\_CLK, while data is clocked out of the SPI\_DOUT output on the falling edge of SPI\_CLK. [Figure](#page-23-0) 13 illustrates the SPI port protocol. Byte 0 is referred to as the command byte, where the most significant bit is the write/not read bit. For the W/nR bit, a 1 indicates a write operation, while a 0 indicates a read operation. The remaining seven bits of the command byte are the register address targeted by the write or read operation. The SPI port supports write and read operations for multiple sequential register addresses through the implementation of an auto-increment mode. As shown in [Figure](#page-23-0) 13, the auto-increment mode is invoked by simply holding the SPI CSZ input low for multiple data bytes. The register address is automatically incremented after each data byte transferred, starting with the address specified by the command byte. After reaching address 0x7Fh the address pointer jumps back to 0x00h.



#### <span id="page-23-0"></span>**7.3.11 Password Protected Registers**

Register addresses 0x11h through 0x27h can be read-accessed the same way as any other register, but are protected against accidental write operations through the PASSWORD register (address 0x10h). To write to a protected register, follow these steps:

- 1. Write data 0xBAh to register address 0x10h.
- 2. Write data 0xBEh to register address 0x10h.

Both writes must be consecutive, that is, there must be no other read or write operation in between sending the two bytes. After the password has been successfully written, registers 0x11h through 0x27h are unlocked and can be write accessed using the regular SPI protocol. They remain unlocked until any byte other than 0xBAh is written to the PASSWORD register or the part is power cycled.

To check if the registers are unlocked, read back the PASSWORD register. If the data returned is 0x00h, the registers are locked. If the PASSWORD register returns 0x01h, the registers are unlocked.

## <span id="page-24-0"></span>**7.4 Device Functional Modes**

### **MODES OF OPERATION**

- **OFF** This is the lowest-power mode of operation. All power functions are turned off, registers are reset to their default values and the IC does not respond to SPI commands. RESETZ pin is pulled low. The IC will enter OFF mode whenever the PROJ ON pin is low.
- **STANDBY** The DMD regulators and LED power (VLED) are turned off, but the IC does respond to the SPI interface. The device enters STANDBY mode whenever PROJ\_ON is set high or DMD\_EN7 bit is set to 0 using the SPI interface after PROJ ON is already high. The device also enters STANDBY mode when a fault condition is detected8. (see the section about Protection Circuits on pages 28 & 30)
- **ACTIVE1** The DMD supplies are enabled but LED power (VLED) is disabled. PROJ\_ON pin must be high, DMD EN bit must be set to 1, and VLED EN9 bit is set to 0.
- **ACTIVE2** DMD supplies and LED power are enabled. PROJ\_ON pin must be high and DMD\_EN and VLED\_EN bits must both be set to 1.

EXAS **STRUMENTS** 

#### **Device Functional Modes (continued)**



- A.  $|| = OR$ ,  $& = AND$
- B. FAULT = Undervoltage on any supply (except LS\_OUT), thermal shutdown, or UVLO detection
- C. UVLO detection, per the diagram, causes the DLPA2005 to go into the standby state. This is not the lowest power state. If lower power is desired, PROJ\_ON should be set low.
- D. DMD\_EN register bit can be reset or set by SPI writes. DMD\_EN defaults to 0 when PROJ\_ON goes from low to high and then the DPP ASIC software automatically sets it to 1. Also, FAULT = 1 causes the DMD\_EN register bit to be reset.
- E. PWR\_EN is a signal internal to the DLPA2005. This signal turns on the VCORE regulator and the load switch that drives pin LS\_OUT

#### **Figure 14. State Diagram**



#### **Table 3. Device State as a Function of Control-Pin Status**



#### **Table 4. Modes of Operation**



(1) Settings can be done through Reg01h [9] and Reg2E [119]

Power-good faults, over-voltage, overtemperature shutdown, and undervoltage lockout  $(2)$  Power-good faults, over-voltage, overtemperature snumering and under vertical (3) Settings can be done through Reg47h [60], bit is named VLED\_EN\_SET

### <span id="page-26-0"></span>**7.5 Register Maps**



#### **Table 5. Register Description**



## **Register Maps (continued)**





## **Table 6. Chip Revision Register**

<span id="page-27-0"></span>

## **Table 7. Enable Register**

<span id="page-27-1"></span>



<span id="page-28-0"></span>

## **Table 8. Transient-Current Limit Settings**

## **Table 9. Regulation Current MSB, SW4(1)**

<span id="page-28-1"></span>

(1) The DLPA2005 can use up to code 0x3ffh for SW4\_IDAC[9:0].



<span id="page-29-0"></span>

#### **Table 10. Regulation Current LSB, SW4**

#### **Table 11. Regulation Current LSB, SW4 Bit Definitions**

<span id="page-29-1"></span>

(1) Values shown are for a typical DLPA2005 unit at T = 25°C. Typical step size is 2.47 mA for R<sub>LIM</sub> = 39 mΩ<br>(2) The DLPA2005 can use up to code 0x3FFh for SW4\_IDAC[9:0].

## **Table 12. Regulation Current MSB, SW5(1)**

<span id="page-29-2"></span>

(1) The DLPA2005 can use up to code 0x3FFh for SW5\_IDAC[9:0].

#### **Table 13. Regulation Current LSB, SW5**

<span id="page-29-3"></span>



#### **Table 14. Regulation Current LSB, SW5 Bit Definitions**

<span id="page-30-0"></span>

(1) Values shown are for a typical DLPA2005 unit at T = 25°C. Typical step size is 2.47 mA for  $_{RLIM}$  = 39 m $\Omega$ 

 $(2)$  The DLPA2005 can use up to code 0x3FFh for SW5\_IDAC[9:0].

## **Table 15. Regulation Current MSB, SW6(1)**

<span id="page-30-1"></span>

(1) The DLPA2005 can use up to code 0x3FFh for SW6\_IDAC[9:0].

#### **Table 16. Regulation Current LSB, SW6**

<span id="page-30-2"></span>

#### **Table 17. Regulation Current LSB, SW6 Bit Definitions**

<span id="page-30-3"></span>

(1) Values shown are for a typical DLPA2005 unit at T = 25°C. Typical step size is 2.47 mA for R<sub>LIM</sub> = 39 m $\Omega$ 

(2) The DLPA2005 can use up to code 0x3FFh for SW6\_IDAC[9:0].

<span id="page-31-2"></span>

## **Table 18. Switch On/Off Control (Direct Mode)**

#### **Table 19. AFE (MUX) Control**

<span id="page-31-3"></span>

#### **Table 20. Break Before Make (BBM) Timing**

<span id="page-31-0"></span>

## **Table 21. Break Before Make (BBM) Timing Bit Definitions(1)**

<span id="page-31-4"></span>

(1) It takes 333 to 444 ns to turn off the switches from the time a change occurs on LED\_SEL[1:0].

### **Table 22. Interrupt Register**

<span id="page-31-1"></span>

**ISTRUMENTS** 

**EXAS** 





<span id="page-32-0"></span>

## **Table 24. Interrupt Mask Register**

<span id="page-32-1"></span>

<span id="page-33-0"></span>

## **Table 26. Timing Register VOFS, VBIAS, VRST, and RESETZ**

1 – Interrupt is masked

<span id="page-33-1"></span>





<span id="page-34-0"></span>**FIELD NAME BIT BIT DEFINITION** TIMING [119:112] 119:116 VOFS/RESETZ\_DELAY<3:0> (for values see min and max delay) 115:112 VBIAS/VRST\_DELAY<3:0> (for values see min and max delay) Min Delay (μs)  $\parallel$  Max Delay (μs) 0000  $4.0$  4.4  $8.0$  8.9  $8.9$ 0010 | 16.0 17.8 32.0 35.5 64.0 71.1 128.0 142.2 256.0 284.4 512.0 569.0 1000 6.2 7.1 12.4 14.2 24.9 28.4 49.8 56.9 99.5 113.8 199.1 227.6 398.3 455.2 1024.2 1138.0

#### **Table 27. Timing Register VOFS, VBIAS, VRST, and RESETZ Bit Definitions**

#### **Table 28. Password Register**

<span id="page-34-1"></span>

#### **Table 29. System Configuration Register**

<span id="page-34-2"></span>

#### **Table 30. System Configuration Register Bit Definitions**



#### **EXAS STRUMENTS**

<span id="page-35-0"></span>

#### **Table 31. User EEPROM, BYTE0**

#### **Table 32. User EEPROM, BYTE1**

<span id="page-35-1"></span>

#### **Table 33. User EEPROM, BYTE2**

<span id="page-35-2"></span>

#### **Table 34. User EEPROM, BYTE3**

<span id="page-35-3"></span>

#### **Table 35. User EEPROM, BYTE4**

<span id="page-35-4"></span>





<span id="page-36-0"></span>

#### **Table 37. User EEPROM, BYTE6**

<span id="page-36-1"></span>

#### **Table 38. User EEPROM, BYTE7**

<span id="page-36-2"></span>



## <span id="page-37-0"></span>**8 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### <span id="page-37-1"></span>**8.1 Application Information**

<span id="page-37-3"></span>A DLPC343x controller can be used with a DLP2010 (.2 WVGA) DMD or DLP3010 (.3 720p) DMD to provide a compact, reliable, high-efficiency display solution for many different video display applications. The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions with the primary direction being into collection optics within a projection lens. The projection lens sends the light to the destination needed for the application. Each application is derived primarily from the optical architecture of the system and the format of the pixel data being input into the DLPC343x.

In display applications using the DLP2010 DMD or DLP3010 DMD, the DLPA2005 provides all needed analog functions including the analog power supplies and the RGB LED driver to provide a robust and efficient display solution. Display applications of interest include pico-projectors embedded in display devices like smart phones, tablets, cameras, and camcorders. Other applications include wearable (near-eye) displays, battery-powered mobile accessory, interactive display, low latency gaming displays, and digital signage.

Alternately, a DLPC150 controller can be used with a DLP2010 or DLP2010NIR DMD. Applications of interest when using the DLPC150 controller include machine vision systems, spectrometers, skin analysis, medical systems, material identification, chemical sensing, infrared projection, and compressive sensing. In a spectroscopy application the DLPC150 controller and DLP2010NIR DMD are often combined with a single element detector to replace expensive InGaAs array-based detector designs. In this application the DMD acts as a wavelength selector reflecting specific wavelengths of light into the single point detector.

#### <span id="page-37-2"></span>**8.2 Typical Projector Application**

A common application when using DLPA2005 with DLP2010 DMD and DLPC3430/DLPC3435 controller is for creating an accessory projector for a smart phone, tablet or any other portable smart device. The DLPC3430/DLPC3435 in an accessory projector typically receives images from a smart device over either HDMI as shown below (WI-FI can also be used to transmit data). DLPA2005 provides power supply sequencing and controls the RGB LED currents as required by the application.



### **Typical Projector Application (continued)**



**Figure 15. Typical Setup Using DLPA2005**

#### **8.2.1 Design Requirements**

A pico-projector is created by using a DLP chip set comprised of DLP2010 (.2 WVGA) DMD, DLPC3430 or DLPC3435 controller and DLPA2005 PMIC/LED driver. The DLPC3430 or DLPC3435 does the digital image processing, the DLPA2005 provides the needed analog functions for the projector, and DMD is the display device for producing the projected image. In addition to the three DLP chips in the chip set, other chips may be needed. At a minimum a flash part is needed to store the software and firmware to control the DLPC3430 or DLPC3435. The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the pico-projector. For connecting the DLPC3430 or DLPC3435 to the front end for receiving images parallel interface is used. While using parallel interface, I<sup>2</sup>C should be connected to the front end for sending commands to the DLPC3430 or DLPC3435. The only power supplies needed external to the projector are the battery (SYSPWR) and a regulated 1.8 V supply. The entire picoprojector can be turned on and off by using a single signal called PROJ\_ON. When PROJ\_ON is high, the projector turns on and begins displaying images. When PROJ\_ON is set low, the projector turns off and draws just microamps of current on SYSPWR. When PROJ ON is set low, the 1.8 V supply can continue to be left at 1.8 V and used by other non-projector sections of the product. If PROJ\_ON is low, the DLPA2005 will not draw current on the 1.8 V supply.

#### **8.2.2 Detailed Design Procedure**

For connecting together the DLP2010, DLPC3430 or DLPC3435 and DLPA2005, see the reference design schematic. When a circuit board layout is created from this schematic a very small circuit board is possible. An example small board layout is included in the reference design data base. Layout guidelines should be followed to achieve a reliable projector. The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.

### **Typical Projector Application (continued)**

#### **8.2.3 Application Curves**

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents. It's assumed that the same current amplitude is applied to the red, green, and blue LEDs.



**Figure 16. Luminance vs Current**

#### <span id="page-39-0"></span>**8.3 Typical Mobile Sensing Application**

A typical embedded system application using the DLPC150 controller and the DLPC2010NIR is shown in [Figure](#page-40-0) 17. In this configuration, the DLPC150 controller supports a 24-bit parallel RGB input, typical of LCD interfaces, from an external source or processor. The DLPC150 controller processes the digital input image and converts the data into the format needed by the DLP2010NIR. The DLP2010NIR steers light by setting specific micromirrors to the "on" position, directing light to the detector, while unwanted micromirrors are set to "off" position, directing light away from the detector. The microprocessor sends binary images to the DLP2010NIR to steer specific wavelengths of light into the detector. The microprocessor uses an analog-to-digital converter to sample the signal received by the detector into a digital value. By sequentially selecting different wavelengths of light and capturing the values at the detector, the microprocessor can then plot a spectral response to the light.





### **Typical Mobile Sensing Application (continued)**



**Figure 17. Typical Application Diagram**

#### <span id="page-40-0"></span>**8.3.1 Design Requirements**

All applications using the DLP 0.2-inch WVGA chipset require the:

- DLPC150 controller, and
- DLPA2005 PMIC, and
- DLP2010 or DLP2010NIR DMD

components for operation. The system also requires an external parallel flash memory device loaded with the DLPC150 configuration and support firmware. DLPC150 does the digital image processing and formats the data for the DMD. DLPA2005 PMIC provides the needed analog functions for the DLPC150 and DLP2010 or DLP2010NIR. The chipset has several system interfaces and requires some support circuitry. The following interfaces and support circuitry are required:

- DLPC150 system interfaces:
	- Control interface
	- Trigger interface
	- Input data interface
	- Illumination interface
- DLPC150 support circuitry and interfaces:
	- Reference clock
	- PLL
	- Program memory flash interface
- DMD interfaces:
	- DLPC150 to DMD digital data
	- DLPC150 to DMD control interface
	- DLPC150 to DMD micromirror reset control interface

## **Typical Mobile Sensing Application (continued)**

#### **8.3.2 Detailed Design Procedure**

#### *8.3.2.1 Dlpc150 System Interfaces*

The 0.2-inch WVGA chipset supports a16-bit or 24-bit parallel RGB interface for image data transfers from another device. There are two primary output interfaces: illumination driver control interface and sync outputs.

#### **8.3.2.1.1 Control Interface**

The 0.2-inch WVGA chipset supports I2C commands through the control interface. The control interface allows another master processor to send commands to the DLPC150 controller to query system status or perform realtime operations such as LED driver current settings.

#### **8.3.3 Application Curve**

In a reflective spectroscopy application, a broadband light source illuminates a sample and the reflected light spectrum is dispersed onto the DLP2010NIR. A microprocessor in conjunction with the DLPC150 controls individual DLP2010NIR micromirrors to reflect specific wavelengths of light to a single point detector. The microprocessor uses an analog-to-digital converter to sample the signal received by the detector into a digital value. By sequentially selecting different wavelengths of light and capturing the values at the detector, the microprocessor can then plot a spectral response to the light. This systems allows the measurement of the collected light and derive the wavelengths absorbed by the sample. This process leads to the absorption spectrum shown in [Figure](#page-41-0) 18.



<span id="page-41-0"></span>



## <span id="page-42-0"></span>**9 Power Supply Recommendations**

The DLPA2005 is designed to operate from a 2.3 to 6 V input voltage supply or battery. To avoid insufficient supply current due to line drop, ringing due to trace inductance at the VIN terminal, or supply peak current limitations, additional bulk capacitance may be required. In the case ringing that is caused by the interaction with the ceramic input capacitors, an electrolytic or tantalum type capacitor may be needed for damping.

The amount of bulk capacitance required should be evaluated such that the input voltage can remain in spec long enough for a proper fast shutdown to occur for the vofs, vrst, and vbias supplies. The shutdown begins when the input voltage drops below the programmable UVLO threshold such as when the external power supply or battery supply is suddenly removed from the system.

## <span id="page-43-0"></span>**10 Layout**

#### <span id="page-43-1"></span>**10.1 Layout Guidelines**

As for all chips with switching power supplies, the layout is an important step in the design, especially in the case of high peak currents and high switching frequencies. If the layout is not carefully done, the regulators could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current paths and for the power ground tracks. Input capacitors, output capacitors, and inductors should be placed as close as possible to the IC.

[Figure](#page-43-3) 19 shows an example layout that has critical parts placed as close as possible to the pins they are connected to. Here are recommendations for the following components:

- R1 is RLIM and is connected via a wide trace (low resistance) to the system ground. The analog ground at pin 5 should be star connected to the point where RLIM is connected to the system ground. Aim on a wide and low-ohmic trace as well, although this one is less critical (tens of mA).
- L1 is the big inductor for the VLED that is connected via two wide traces to the pins
- C4 are the decoupling capacitors for the VLED and they are as close as possible placed to the part and directly connected to ground.
- L3/C20 are components used for the VCORE BUCK. L3 is placed close to the pin and connected with a wide trace to the part. C20 is placed directly beside the inductor and connected to the PGND pin
- L2 This inductor is part of the DMD reset regulators and is also placed as close as possible to the DLPA2005 using wide PCB traces.



## <span id="page-43-2"></span>**10.2 Layout Example**

<span id="page-43-3"></span>**Figure 19. Example Layout of DLPA2005**



## <span id="page-44-0"></span>**10.3 Thermal Considerations**

An important consequence of the efficiency numbers shown in [Figure](#page-16-2) 7 is that it enables to perform DLPA2005 thermal calculations. Since the efficiency is not 100%, power is dissipated in the DLPA2005 chip. Due to that dissipation die temperature will rise. For reliability reasons it is good to aim for as low as possible die temperatures. Using a heat sink and airflow are efficient means to keep die temperature reasonably low. In cases that airflow and / or a heat sink are / is not feasible, the system designer should specifically pay attention to the thermal design. The die temperature for regular operation should remain below 120°C.

In the following an example is given of such a thermal calculation. The calculation starts with summarizing all blocks in the DLPA2005 that dissipate. Clearly, the buck-boost converter supplying the LED power is the main source of dissipation. For illustrating purposes here we assume this buck-boost converter to be the only block that dissipates significantly. For the example assume: VOUT=4.8 V (for all three LEDs), IOUT=2.4 A and VIN=5 V. From [Figure](#page-16-2) 7 it can be derived that the related efficiency equals about  $n_{\text{eff}}$ =88%.

The power dissipated by the DLPA2005 is then given by:

$$
P_{DISS} = P_{IN} - P_{OUT} = P_{OUT} \left( \frac{100\%}{\eta_{\text{eff}}} - 1 \right) = 4.8V \cdot 2.4A \cdot \left( \frac{100\%}{88\%} - 1 \right) = 1.6W
$$

The rise of die temperature due to this power dissipation can be calculated using the thermal resistance from junction to ambient, M JA=27.9°C/W. This calculation yields:

$$
T_{JUNCTION} = T_{AMBIENT} + P_{DISS} \cdot \theta_{JA} = 25^{\circ}C + 1.6W \cdot 27.9^{\circ}C/W = 69.6^{\circ}C
$$

It is also possible to calculate the maximum allowable ambient temperature to prevent surpassing the maximum die temperature. Assume again the dissipation of PDISS=1.6W. The maximum ambient temperature that is allowed is then given by:

$$
T_{\text{AMBIENT-max}} = T_{\text{JUNCTION-max}} - P_{\text{DISS}} \cdot \theta_{\text{JA}} = 120^{\circ}C - 1.6W \cdot 27.9^{\circ}C/W = 75.4^{\circ}C
$$

It is again stressed here that for proper calculations the total power dissipation of the PAD2005 should be taken into account. On top of that, if components that are close to the PAD2005 also dissipate a significant amount of power, the (local) ambient temperature can be higher than the ambient temperature of the system.

If calculations show that the die temperature will surpass the maximum specified value, two basic options exist:

- Adding a heat sink with or without airflow. This will reduce  $0<sub>JA</sub>$  yielding lower die temperature.
- Lowering the dissipation in the PAD2005 implying lowering the maximum allowable LED current.



#### **[DLPA2005](http://www.ti.com.cn/product/cn/dlpa2005?qgpn=dlpa2005)**

ZHCSD09B –SEPTEMBER 2014–REVISED OCTOBER 2015 **[www.ti.com.cn](http://www.ti.com.cn)**

- <span id="page-45-0"></span>**11** 器件和文档支持
- <span id="page-45-1"></span>**11.1** 器件支持
- **11.1.1** 器件命名规则

# Package Marking DLPA2005 (TOP VIEW)



图 **20.** 封装标记 **DLPA2005**(顶视图)

## <span id="page-45-2"></span>**11.2** 商标

Pico is a trademark of Texas Instruments. DLP is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### <span id="page-45-3"></span>**11.3** 静电放电警告



## <span id="page-45-4"></span>**11.4 Glossary**

[SLYZ022](http://www.ti.com/cn/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## <span id="page-45-5"></span>**12** 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

盖带 盖带不覆盖导孔并且不会从载带移出。

抗静电放电 **(ESD)** 载带和盖带使用的塑料材料均为抗静电型。

器件插入方向 定位器件时,符号朝上,引脚朝下。



**[www.ti.com.cn](http://www.ti.com.cn)** ZHCSD09B –SEPTEMBER 2014–REVISED OCTOBER 2015

包装方法 用胶带将导引带末端固定,然后用防潮袋来包装卷带并热封固定。方形扁平无引脚 (QFN) 器件的包装 中含有干燥剂和湿度指示剂。

带盒 每个防潮袋均包装到带盒内。

带结构 载带由塑料制成,其结构如上文的电路原理图所示。器件置于载带的压纹区域,并由塑料制成的盖带 覆盖。



**Reel box (carton)** 

带盒材料 瓦楞纸板

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售 都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使 用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权 限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用 此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明 示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法 律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障 及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而 对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用 的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面 向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有 法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要 求,TI不承担任何责任。



邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices mav have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

## **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





TEXAS<br>INSTRUMENTS

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Apr-2016



\*All dimensions are nominal



# **MECHANICAL DATA**



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- **B.** This drawing is subject to change without notice.
- $C.$ Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## RSL (S-PVQFN-N48) PLASTIC QUAD FLATPACK NO-LEAD THERMAL INFORMATION This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC). For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com. The exposed thermal pad dimensions for this package are shown in the following illustration. PIN 1 INDICATOR  $CO, 30$  $12$ <del>ບັບບົບບົບບົບບົບບົບບ</del>ັ 48  $\Box$ 13 Exposed Thermal Pad C **DOU** 4,40±0,10 nnnn C  $\bar{C}$ d 24 37 <u>NUNUNUNUUT</u>  $\overline{36}$  $\overline{25}$ 4,40±0,10 Bottom View Exposed Thermal Pad Dimensions 4207841-2/P 03/13







- All linear dimensions are in millimeters. A.
	- This drawing is subject to change without notice. **B.**
	- Publication IPC-7351 is recommended for alternate designs.  $C.$
	- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
	- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资 源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示 担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任:(1) 针对您的应用选择合适的TI 产品;(2) 设计、 验证并测试您的应用;(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI 对您使用 所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 [\(http://www.ti.com.cn/zh-cn/legal/termsofsale.html](http://www.ti.com.cn/zh-cn/legal/termsofsale.html)) 以及[ti.com.cn](http://www.ti.com.cn)上或随附TI产品提供的其他可适用条款的约 束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

> 邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼, 邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司