

## LMG5200 80V、10A GaN 半桥功率级

### 1 特性

- 集成 15mΩ GaN FET 和驱动器
- 80V 连续电压，100V 脉冲电压额定值
- 封装经过优化，可实现简单的 PCB 布局，无需考虑底层填料、爬电和余隙要求
- 超低共源电感可确保实现高压摆率开关，同时在硬开关拓扑中不会造成过度振铃
- 非常适合隔离式和非隔离式应用
- 栅极驱动器支持高达 10MHz 的开关频率
- 内部自举电源电压钳位可防止 GaN FET 过驱
- 电源轨欠压锁定保护
- 优异的传播延迟（典型值为 29.5ns）和匹配（典型值为 2ns）
- 低功耗

### 2 应用

- 宽  $V_{IN}$  数兆赫兹同步降压转换器
- D 类音频放大器
- 适用于电信、工业和企业计算的 48V 负载点 (POL) 转换器
- 高功率密度单相和三相电机驱动

### 3 说明

LMG5200 器件集成了 80V、10A 驱动器和 GaN 半桥功率级，采用增强模式氮化镓 (GaN) FET 提供了一套集成功率级解决方案。该器件包含两个 80V GaN FET，它们由采用半桥配置的另一高频 GaN FET 驱动器提供驱动。

GaN FET 在功率转换方面的优势显著，因为其反向恢复电荷几乎为零，输入电容  $C_{ISS}$  也非常小。所有器件均安装在一个完全无键合线的封装平台上，尽可能减少了封装寄生元件数。LMG5200 器件采用 6mm × 8mm × 2mm 无铅封装，可轻松安装在 PCB 上。

该器件的输入与 TTL 逻辑兼容，无论 VCC 电压如何，都能够承受高达 12V 的输入电压。专有的自举电压钳位技术确保了增强模式 GaN FET 的栅极电压处于安全的工作范围内。


该器件配有用户友好型接口且更为出色，进一步提升了分立式 GaN FET 的优势。对于具有高频、高效操作及小尺寸要求的应用而言，该器件堪称理想的解决方案。与 TPS53632G 控制器搭配使用时，LMG5200 能够直接将 48V 电压转换为负载点电压 (0.5-1.5V)。

#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
LMG5200	QFM (9)	6.00mm × 8.00mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。已更正中的印刷错误

简化框图



## 目录

<b>1</b>	特性 .....	<b>1</b>	8.4	Device Functional Modes .....	<b>12</b>
<b>2</b>	应用 .....	<b>1</b>	<b>9</b>	<b>Application and Implementation</b> .....	<b>12</b>
<b>3</b>	说明 .....	<b>1</b>	9.1	Application Information .....	<b>12</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	9.2	Typical Application .....	<b>12</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>15</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>11</b>	<b>Layout</b> .....	<b>16</b>
6.1	Absolute Maximum Ratings .....	<b>4</b>	11.1	Layout Guidelines .....	<b>16</b>
6.2	ESD Ratings .....	<b>4</b>	11.2	Layout Examples .....	<b>16</b>
6.3	Recommended Operating Conditions .....	<b>4</b>	<b>12</b>	器件和文档支持 .....	<b>20</b>
6.4	Thermal Information .....	<b>5</b>	12.1	器件支持 .....	<b>20</b>
6.5	Electrical Characteristics .....	<b>5</b>	12.2	文档支持 .....	<b>20</b>
6.6	Typical Characteristics .....	<b>7</b>	12.3	接收文档更新通知 .....	<b>20</b>
<b>7</b>	<b>Parameter Measurement Information</b> .....	<b>8</b>	12.4	社区资源 .....	<b>20</b>
7.1	Propagation Delay and Mismatch Measurement .....	<b>8</b>	12.5	商标 .....	<b>20</b>
<b>8</b>	<b>Detailed Description</b> .....	<b>9</b>	12.6	静电放电警告 .....	<b>20</b>
8.1	Overview .....	<b>9</b>	12.7	Glossary .....	<b>20</b>
8.2	Functional Block Diagram .....	<b>10</b>	<b>13</b>	机械、封装和可订购信息 .....	<b>20</b>
8.3	Feature Description .....	<b>10</b>	13.1	封装信息 .....	<b>20</b>

## 4 修订历史记录


<b>Changes from Revision C (December 2016) to Revision D</b>	<b>Page</b>
• 通用编辑全局编写和 SDS 更新 .....	<b>1</b>
• Changed <i>Thermal Information</i> table .....	<b>5</b>

<b>Changes from Revision B (January 2016) to Revision C</b>	<b>Page</b>
• 已更改 “GaN 技术预览”至“量产数据” .....	<b>1</b>
• 已添加 Device Functional Modes Section .....	<b>12</b>
• 已添加 Typical Application Section .....	<b>12</b>
• Updated Power Supply Recommendations Section .....	<b>15</b>
• 已添加 链接至“开发支持”部分 .....	<b>20</b>

<b>Changes from Revision A (March 2015) to Revision B</b>	<b>Page</b>
• 已更改 part number typographical error in 图 14 .....	<b>16</b>

<b>Changes from Original (March 2015) to Revision A</b>	<b>Page</b>
• 简化框图 .....	<b>1</b>
• Corrected typographical error in 图 5 .....	<b>8</b>
• Corrected typographical error in 图 10 .....	<b>10</b>
• Corrected typographical error in 图 11 .....	<b>12</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
AGND	7	G	Analog ground. Ground of driver device.
HB	2	P	High-side gate driver bootstrap rail.
HI	4	I	High-side gate driver control input
HS	3	P	High-side GaN FET source connection
LI	5	I	Low-side driver control input
PGND	9	G	Power ground. Low-side GaN FET source. Electrically shorted to AGND pin.
SW	8	P	Switching node. Electrically shorted to HS pin. Ensure low capacitance at this node on PCB.
VCC	6	P	5-V positive gate drive supply
VIN	1	P	Input voltage pin. Electrically connected to high-side GaN FET drain.

(1) I = Input, O = Output, G = Ground, P = Power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

PARAMETER	MIN	MAX	UNIT
VIN to PGND	0	80	V
VIN to PGND (pulsed, 100-ms maximum duration) <sup>(2)</sup>		100	V
HB to AGND	−0.3	86	V
HS to AGND	−5	80	V
HI to AGND	−0.3	12	V
LI to AGND	−0.3	12	V
VCC to AGND	−0.3	6	V
HB to HS	−0.3	6	V
HB to VCC	0	80	V
SW to PGND	−5	80	V
IOUT from SW pin		10	A
Junction temperature, T <sub>J</sub>	−40	125	°C
Storage temperature, T <sub>stg</sub>	−40	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Device can withstand 1000 pulses up to 100 V of 100-ms duration and less than 1% duty cycle over its lifetime.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
VCC	4.75	5	5.25	V
LI or HI Input	0		12	V
VIN	0		80	V
HS, SW	−5		80	V
HB	V <sub>HS</sub> + 4		V <sub>HS</sub> + 5.25	V
HS, SW slew rate <sup>(1)</sup>			50	V/ns
Junction temperature, T <sub>J</sub>	−40		125	°C

- (1) This parameter is ensured by design. Not tested in production.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup> <sup>(2)</sup>		LMG5200	
		MOF (QFM)	UNIT
		9 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	35	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	18	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	16	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.8	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	16	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#).

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENTS</b>						
I <sub>CC</sub>	VCC quiescent current	LI = HI = 0 V, VCC = 5 V, HB-HS = 4.6 V		0.08	0.125	mA
I <sub>CCO</sub>	Total VCC operating current	f = 500 kHz		3	5	mA
I <sub>HB</sub>	HB quiescent current	LI = HI = 0 V, VCC = 5 V, HB-HS = 4.6 V		0.09	0.15	mA
I <sub>HBO</sub>	HB operating current	f = 500 kHz, 50% Duty cycle, V <sub>DD</sub> = 5 V		1.5	2.5	mA
<b>INPUT PINS</b>						
V <sub>IH</sub>	High-level input voltage threshold	Rising edge	1.87	2.06	2.22	V
V <sub>IL</sub>	Low-level input voltage threshold	Falling edge	1.48	1.66	1.76	V
V <sub>HYS</sub>	Hysteresis between rising and falling threshold			400		mV
R <sub>I</sub>	Input pulldown resistance		100	200	300	kΩ
<b>UNDERVOLTAGE PROTECTION</b>						
V <sub>CCR</sub>	V <sub>CC</sub> Rising edge threshold	Rising	3.2	3.8	4.5	V
V <sub>CC(hyst)</sub>	V <sub>CC</sub> UVLO threshold hysteresis			200		mV
V <sub>HBR</sub>	HB Rising edge threshold	Rising	2.5	3.2	3.9	V
V <sub>HB(hyst)</sub>	HB UVLO threshold hysteresis			200		mV
<b>BOOTSTRAP DIODE</b>						
V <sub>DL</sub>	Low-current forward voltage	I <sub>VDD-HB</sub> = 100 μA		0.45	0.65	V
V <sub>DH</sub>	High current forward voltage	I <sub>VDD-HB</sub> = 100 mA		0.9	1.0	V
R <sub>D</sub>	Dynamic resistance	I <sub>VDD-HB</sub> = 100 mA		1.85	2.8	Ω
	HB-HS clamp	Regulation Voltage	4.65	5	5.2	V
t <sub>BS</sub>	Bootstrap diode reverse recovery time	I <sub>F</sub> = 100 mA, I <sub>R</sub> = 100 mA		40		ns
Q <sub>RR</sub>	Bootstrap diode reverse recovery charge	V <sub>VIN</sub> = 50 V		2		nC

- (1) Parameters that show only a typical value are ensured by design and may not be tested in production.

**Electrical Characteristics (continued)**

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>





PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER STAGE</b>						
$R_{DS(ON)H}$	High-side GaN FET on-resistance	LI = 0 V, HI = VCC = 5 V, HB-HS = 5 V, VIN-SW = 10 A, $T_J = 25^\circ\text{C}$		15	20	m $\Omega$
$R_{DS(ON)LS}$	Low-side GaN FET on-resistance	LI = VCC = 5 V, HI = 0 V, HB-HS = 5 V, SW-PGND = 10 A, $T_J = 25^\circ\text{C}$		15	20	m $\Omega$
$V_{SD}$	GaN 3rd quadrant conduction drop	$I_{SD} = 500$ mA, $V_{IN}$ floating, $V_{VCC} = 5$ V, HI = LI = 0 V		2		V
$I_{L-VIN-SW}$	Leakage from VIN to SW when the high-side GaN FET and low-side GaN FET are off	VIN = 80 V, HI = LI = 0 V, $V_{VCC} = 5$ V, $T_J = 25^\circ\text{C}$		25	150	$\mu\text{A}$
$I_{L-SW-GND}$	Leakage from SW to GND when the high-side GaN FET and low-side GaN FET are off	SW = 80 V, HI = LI = 0 V, $V_{VCC} = 5$ V, $T_J = 25^\circ\text{C}$		25	150	$\mu\text{A}$
$C_{OSS}$	Output capacitance of high-side GaN FET and low-side GaN FET	$V_{DS} = 40$ V, $V_{GS} = 0$ V (HI = LI = 0 V)		266		pF
$Q_G$	Total gate charge	$V_{DS} = 40$ V, $I_D = 10$ A, $V_{GS} = 5$ V		3.8		nC
$Q_{OSS}$	Output charge	$V_{DS} = 40$ V, $I_D = 10$ A		21		nC
$Q_{RR}$	Source-to-drain reverse recovery charge	Not including internal driver bootstrap diode		0		nC
$t_{HIPLH}$	Propagation delay: HI rising <sup>(2)</sup>	LI = 0 V, VCC = 5 V, HB-HS = 5 V, VIN = 30 V		29.5	50	ns
$t_{HIPHL}$	Propagation delay: HI falling <sup>(2)</sup>	LI = 0 V, VCC = 5 V, HB-HS = 5 V, VIN = 30 V		29.5	50	ns
$t_{LPLH}$	Propagation delay: LI rising <sup>(2)</sup>	HI = 0 V, VCC = 5 V, HB-HS = 5 V, VIN = 30 V		29.5	50	ns
$t_{LPHL}$	Propagation delay: LI falling <sup>(2)</sup>	HI = 0 V, VCC = 5 V, HB-HS = 5 V, VIN = 30 V		29.5	50	ns
$t_{MON}$	Delay matching: LI high and HI low <sup>(2)</sup>			2	8	ns
$t_{MOFF}$	Delay matching: LI low and HI high <sup>(2)</sup>			2	8	ns
$t_{PW}$	Minimum input pulse width that changes the output			10		ns

 (2) See [Propagation Delay and Mismatch Measurement](#).

### 6.6 Typical Characteristics

All the curves are based on measurements made on a PCB design with dimensions of 3.2 inches (W) × 2.7 inches (L) × 0.062 inch (T) and 4 layers of 2 oz copper.

The safe operating area (SOA) curves displays the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. A buck converter is used for measuring the SOA. 图 2 outlines the temperature and airflow conditions required for a given load current. The area under the curve dictates the SOA for different airflow conditions.



## 7 Parameter Measurement Information

### 7.1 Propagation Delay and Mismatch Measurement

图 5 shows the typical test setup used to measure the propagation mismatch. As the gate drives are not accessible, pullup and pulldown resistors in this test circuit are used to indicate when the low-side GaN FET turns ON and the high-side GaN FET turns OFF and vice versa to measure the  $t_{MON}$  and  $t_{MOFF}$  parameters. Resistance values used in this circuit for the pullup and pulldown resistors are in the order of 1 k $\Omega$ ; the current sources used are 2 A.

图 6 through 图 9 show propagation delay measurement waveforms. For turnon propagation delay measurements, the current sources are not used. For turnoff time measurements, the current sources are set to 2 A, and a voltage clamp limit is also set, referred to as  $V_{IN(CLAMP)}$ . When measuring the high-side component turnoff delay, the current source across the high-side FET is turned on, the current source across the low-side FET is off, HI transitions from high-to-low, and output voltage transitions from  $V_{IN}$  to  $V_{IN(CLAMP)}$ . Similarly, for low-side component turnoff propagation delay measurements, the high-side component current source is turned off, and the low-side component current source is turned on, LI transitions from high to low and the output transitions from GND potential to  $V_{IN(CLAMP)}$ . The time between the transition of LI and the output change is the propagation delay time.





图 5. Propagation Delay and Propagation Mismatch Measurement



**Propagation Delay and Mismatch Measurement (接下页)**


## 8 Detailed Description

### 8.1 Overview

图 10 shows the LMG5200, half-bridge, GaN power stage with highly integrated high-side and low-side gate drivers, which includes built-in UVLO protection circuitry and an overvoltage clamp circuitry. The clamp circuitry limits the bootstrap refresh operation to ensure that the high-side gate driver overdrive does not exceed 5.4 V. The device integrates two, 15-mΩ GaN FETs in a half-bridge configuration. The device can be used in many isolated and non-isolated topologies allowing very simple integration. The package is designed to minimize the loop inductance while keeping the PCB design simple. The drive strengths for turnon and turnoff are optimized to ensure high voltage slew rates without causing any excessive ringing on the gate or power loop.

## 8.2 Functional Block Diagram

Figure 10 shows the functional block diagram of the LMG5200 device with integrated high-side and low-side GaN FETs.




图 10. Functional Block Diagram

## 8.3 Feature Description

The LMG5200 device brings ease of designing high power density boards without the need for underfill while maintaining creepage and clearance requirements. The propagation delays between the high-side gate driver and low-side gate driver are matched to allow very tight control of dead time. Controlling the dead time is critical in GaN-based applications to maintain high efficiency. HI and LI can be independently controlled to minimize the third quadrant conduction of the low-side FET for hard switched buck converters. A very small propagation mismatch between the HI and LI to the drivers for both the falling and rising thresholds ensures dead times of < 10 ns. Co-packaging the GaN FET half-bridge with the driver ensures minimized common source inductance. This minimized inductance has a significant performance impact on hard-switched topologies.

The built-in bootstrap circuit with clamp prevents the high-side gate drive from exceeding the GaN FETs maximum gate-to-source voltage ( $V_{gs}$ ) without any additional external circuitry. The built-in driver has an undervoltage lockout (UVLO) on the VDD and bootstrap (HB-HS) rails. When the voltage is below the UVLO threshold voltage, the device ignores both the HI and LI signals to prevent the GaN FETs from being partially turned on. Below UVLO, if there is sufficient voltage ( $V_{VCC} > 2.5$  V), the driver actively pulls the high-side and low-side gate driver output low. The UVLO threshold hysteresis of 200 mV prevents chattering and unwanted turnon due to voltage spikes. Use an external VCC bypass capacitor with a value of 0.1  $\mu$ F or higher. TI recommends a size of 0402 to minimize trace length to the pin. Place the bypass and bootstrap capacitors as close as possible to the device to minimize parasitic inductance.

### 8.3.1 Control Inputs

The LMG5200's inputs pins are independently controlled with TTL input thresholds and can withstand voltages up to 12V regardless of the VDD voltage. This allows the inputs to be directly connected to the outputs of an analog PWM controller with up to 12V power supply, eliminating the need for a buffer stage.

In order to allow flexibility to optimize deadtime according to design needs, the LMG5200 does not implement an overlap protection functionality. If both HI and LI are asserted, both the high-side and low-side GaN FETs are turned on. Careful consideration must be applied to the control inputs in order to avoid a shoot-through condition.

## Feature Description (接下页)

### 8.3.2 Start-up and UVLO

The LMG5200 has an UVLO on both the  $V_{CC}$  and HB (bootstrap) supplies. When the  $V_{CC}$  voltage is below the threshold voltage of 3.8 V, both the HI and LI inputs are ignored, to prevent the GaN FETs from being partially turned on. Also, if there is insufficient  $V_{CC}$  voltage, the UVLO actively pulls the high- and low-side GaN FET gates low. When the HB to HS bootstrap voltage is below the UVLO threshold of 3.2 V, only the high-side GaN FET gate is pulled low. Both UVLO threshold voltages have 200 mV of hysteresis to avoid chattering.

**表 1.  $V_{CC}$  UVLO Feature Logic Operation**

CONDITION ( $V_{HB-HS} > V_{HBR}$ for all cases below)	HI	LI	SW
$V_{CC} - V_{SS} < V_{CCR}$ during device start-up	H	L	Hi-Z
$V_{CC} - V_{SS} < V_{CCR}$ during device start-up	L	H	Hi-Z
$V_{CC} - V_{SS} < V_{CCR}$ during device start-up	H	H	Hi-Z
$V_{CC} - V_{SS} < V_{CCR}$ during device start-up	L	L	Hi-Z
$V_{CC} - V_{SS} < V_{CCR} - V_{CC(hyst)}$ after device start-up	H	L	Hi-Z
$V_{CC} - V_{SS} < V_{CCR} - V_{CC(hyst)}$ after device start-up	L	H	Hi-Z
$V_{CC} - V_{SS} < V_{CCR} - V_{CC(hyst)}$ after device start-up	H	H	Hi-Z
$V_{CC} - V_{SS} < V_{CCR} - V_{CC(hyst)}$ after device start-up	L	L	Hi-Z

**表 2.  $V_{HB-HS}$  UVLO Feature Logic Operation**

CONDITION ( $V_{CC} > V_{CCR}$ for all cases below)	HI	LI	SW
$V_{HB-HS} < V_{HBR}$ during device start-up	H	L	Hi-Z
$V_{HB-HS} < V_{HBR}$ during device start-up	L	H	PGND
$V_{HB-HS} < V_{HBR}$ during device start-up	H	H	PGND
$V_{HB-HS} < V_{HBR}$ during device start-up	L	L	Hi-Z
$V_{HB-HS} < V_{HBR} - V_{HB(hyst)}$ after device start-up	H	L	Hi-Z
$V_{HB-HS} < V_{HBR} - V_{HB(hyst)}$ after device start-up	L	H	PGND
$V_{HB-HS} < V_{HBR} - V_{HB(hyst)}$ after device start-up	H	H	PGND
$V_{HB-HS} < V_{HBR} - V_{HB(hyst)}$ after device start-up	L	L	Hi-Z

### 8.3.3 Bootstrap Supply Voltage Clamping

The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5 V (typical). This clamp prevents the gate voltage from exceeding the maximum gate-source voltage rating of the enhancement-mode GaN FETs.

### 8.3.4 Level Shift

The level-shift circuit is the interface from the high-side input HI to the high-side driver stage, which is referenced to the switch node (HS). The level shift allows control of the high-side GaN FET gate driver output, which is referenced to the HS pin and provides excellent delay matching with the low-side driver.

## 8.4 Device Functional Modes

The LMG5200 operates in normal mode and UVLO mode. See [Start-up and UVLO](#) for information on UVLO operation mode. In the normal mode, the output state is dependent on the states of the HI and LI pins. 表 3 lists the output states for different input pin combinations. Note that when both HI and LI are asserted, both GaN FETs in the power stage are turned on. Careful consideration must be applied to the control inputs in order to avoid this state, as it will result in a shoot-through condition, which can permanently damage the device.

表 3. Truth Table

HI	LI	HIGH-SIDE GaN FET	LOW-SIDE GaN FET	SW
L	L	OFF	OFF	Hi-Z
L	H	OFF	ON	PGND
H	L	ON	OFF	VIN
H	H	ON	ON	- - -

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LMG5200 GaN power stage is a versatile building block for various types of high-frequency, switch-mode power applications. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the GaN FETs. The device design is highly optimized for synchronous buck converters and other half-bridge configurations.

### 9.2 Typical Application

图 11 shows a synchronous buck converter application with  $V_{CC}$  connected to a 5-V supply. It is critical to optimize the power loop (loop impedance from VIN capacitor to PGND). Having a high power loop inductance causes significant ringing in the SW node and also causes the associated power loss. Refer to the [Layout Guidelines](#) section for information on how to minimize this power loop.




图 11. Typical Connection Diagram For a Synchronous Buck Converter

## Typical Application (接下页)

### 9.2.1 Design Requirements

When designing a synchronous buck converter application that incorporates the LMG5200 power stage, some design considerations must be evaluated first to make the most appropriate selection. Among these considerations are the input voltages, passive components, operating frequency, and controller selection. [表 4](#) shows some sample values for a typical application. See [Power Supply Recommendations](#), [Layout](#), and [Power Dissipation](#) for other key design considerations for the LMG5200.

**表 4. Design Parameters**

PARAMETER	SAMPLE VALUE
Half-bridge input supply voltage, $V_{IN}$	48 V
Output voltage, $V_{OUT}$	12 V
Output current	8 A
$V_{HB-HS}$ bootstrap capacitor	0.1 $\mu$ F, X5R
Switching frequency	1 MHz
Dead time	8 ns
Inductor	4.7 $\mu$ H
Controller	TPS40400

### 9.2.2 Detailed Design Procedure

This procedure outlines the design considerations of LMG5200 in a synchronous buck converter. For additional design help, see [相关文档](#).

#### 9.2.2.1 $V_{CC}$ Bypass Capacitor

The  $V_{CC}$  bypass capacitor provides the gate charge for the low-side and high-side transistors and to absorb the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with [公式 1](#).

$$C_{VCC} = (Q_{gH} + Q_{gL} + Q_{rr}) / \Delta V \quad (1)$$

$Q_{gH}$  and  $Q_{gL}$  are the gate charge of the high-side and low-side transistors, respectively.  $Q_{rr}$  is the reverse recovery charge of the bootstrap diode.  $\Delta V$  is the maximum allowable voltage drop across the bypass capacitor. A 0.1- $\mu$ F or larger value, good-quality, ceramic capacitor is recommended. Place the bypass capacitor as close as possible to the  $V_{CC}$  and AGND pins of the device to minimize the parasitic inductance.

#### 9.2.2.2 Bootstrap Capacitor

The bootstrap capacitor provides the gate charge for the high-side gate drive, dc bias power for HB UVLO circuit, and the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated using [公式 2](#).

$$C_{BST} = (Q_{gH} + Q_{rr} + I_{HB} * t_{ON(max)}) / \Delta V$$

where

- $I_{HB}$  is the quiescent current of the high-side gate driver (150  $\mu$ A, maximum)
- $t_{ON(max)}$  is the maximum on-time period of the high-side gate driver
- $Q_{rr}$  is the reverse recovery charge of the bootstrap diode
- $Q_{gH}$  is the gate charge of the high-side GaN FET
- $\Delta V$  is the permissible ripple in the bootstrap capacitor (< 100 mV, typical)

A 0.1- $\mu$ F, 16-V, 0402 ceramic capacitor is suitable for most applications. Place the bootstrap capacitor as close as possible to the HB and HS pins.

### 9.2.2.3 Power Dissipation

Ensure that the power loss in the driver and the GaN FETs is maintained below the maximum power dissipation limit of the package at the operating temperature. The smaller the power loss in the driver and the GaN FETs, the higher the maximum operating frequency that can be achieved in the application. The total power dissipation of the LMG5200 device is the sum of the gate driver losses, the bootstrap diode power loss and the switching and conduction losses in the FETs.

The gate driver losses are incurred by charge and discharge of the capacitive load. It can be approximated using 公式 3.

$$P = (2 \times Q_g) \times V_{DD} \times f_{SW}$$

where

- $Q_g$  is the gate charge
  - $V_{DD}$  is the bias supply
  - $f_{SW}$  is the switching frequency
- (3)

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the outputs. 图 1 shows the measured gate driver power dissipation versus frequency and load capacitance. Use this graph to approximate the power losses due to the gate drivers.

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Because each of these events happens once per cycle, the diode power loss is proportional to the operating frequency. Higher input voltages ( $V_{IN}$ ) to the half bridge also result in higher reverse recovery losses.

The power losses due to the GaN FETs can be divided into conduction losses and switching losses. Conduction losses are resistive losses and can be calculated using 公式 4.

$$P_{COND} = \left[ (I_{RMS(HS)})^2 \times R_{DS(on)HS} \right] + \left[ (I_{RMS(LS)})^2 \times R_{DS(on)LS} \right]$$

where

- $R_{DS(on)HS}$  is the high-side GaN FET on-resistance
  - $R_{DS(on)LS}$  is the low-side GaN FET on-resistance
  - $I_{RMS(HS)}$  is the high-side GaN FET RMS current
  - $I_{RMS(LS)}$  and low-side GaN FET RMS current
- (4)

The switching losses can be computed to a first order using 公式 5.

$$P_{SW} = V_{IN} \times I_{OUT} \times f_{SW} \times t_{TR}$$

where

- $t_{TR}$  is the switch transition time from ON to OFF and from OFF to ON
- (5)

Note that the low-side FET does not suffer from this loss. The third quadrant loss in the low-side device is ignored in this first order loss calculation.

As described previously, switching frequency has a direct effect on device power dissipation. Although the gate driver of the LMG5200 device is capable of driving the GaN FETs at frequencies up to 10 MHz, careful consideration must be applied to ensure that the running conditions for the device meet the recommended operating temperature specification. Specifically, hard-switched topologies tend to generate more losses and self-heating than soft-switched applications.

The sum of the driver loss, the bootstrap diode loss, and the switching and conduction losses in the GaN FETs is the total power loss of the device. Careful board layout with an adequate amount of thermal vias close to the power pads ( $V_{IN}$  and  $PGND$ ) allows optimum power dissipation from the package. A top-side mounted heat sink with airflow can also improve the package power dissipation.

### 9.2.3 Application Curves




图 12. SW Node Behavior Showing the Dead Time




图 13. Zoom-In Showing the Dead Time of 7.7 ns and the Overshoot of the SW Node

## 10 Power Supply Recommendations

The recommended bias supply voltage range for LMG5200 is from 4.75 V to 5.25 V. The lower end of this range is governed by the internal undervoltage lockout (UVLO) protection feature of the  $V_{CC}$  supply circuit. The upper end of this range is driven by the 6 V absolute maximum voltage rating of  $V_{CC}$ . Note that the gate voltage of the low-side GaN FET is not clamped internally. Hence, it is important to keep the  $V_{CC}$  bias supply within the recommended operating range to prevent exceeding the low-side GaN transistor gate breakdown voltage.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the  $V_{CC}$  voltage drops, the device continues to operate in normal mode as far as the voltage drop does not exceed the hysteresis specification,  $V_{CC(hyst)}$ . If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 4.5 V range, the voltage ripple on the auxiliary power supply output must be smaller than the hysteresis specification of LMG5200 to avoid triggering device-shutdown.

Place a local bypass capacitor between the VDD and VSS pins. This capacitor must be located as close as possible to the device. A low ESR, ceramic surface-mount capacitor is recommended. TI recommends using 2 capacitors across VDD and GND: a 100 nF ceramic surface-mount capacitor for high frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor, 220 nF to 10  $\mu$ F, for IC bias requirements.

## 11 Layout

### 11.1 Layout Guidelines

To maximize the efficiency benefits of fast switching, it is extremely important to optimize the board layout such that the power loop impedance is minimal. When using a multilayer board (more than 2 layers), power loop parasitic impedance is minimized by having the return path to the input capacitor (between VIN and PGND), small and directly underneath the first layer as shown in [图 14](#) and [图 15](#). Loop inductance is reduced due to flux cancellation as the return current is directly underneath and flowing in the opposite direction. It is also critical that the VCC capacitors and the bootstrap capacitors are as close as possible to the device and in the first layer. Carefully consider the AGND connection of LMG5200 device. It must NOT be directly connected to PGND so that PGND noise does not directly shift AGND and cause spurious switching events due to noise injected in HI and LI signals.

### 11.2 Layout Examples

Placements shown in [图 14](#) and in the cross section of [图 15](#) show the suggested placement of the device with respect to sensitive passive components, such as VIN, bootstrap capacitors (HS and HB) and VSS capacitors. Use appropriate spacing in the layout to reduce creepage and maintain clearance requirements in accordance with the application pollution level. Inner layers if present can be more closely spaced due to negligible pollution.

The layout must be designed to minimize the capacitance at the SW node. Use as small an area of copper as possible to connect the device SW pin to the inductor, or transformer, or other output load. Furthermore, ensure that the ground plane or any other copper plane has a cutout so that there is no overlap with the SW node, as this would effectively form a capacitor on the printed circuit board. Additional capacitance on this node reduces the advantages of the advanced packaging approach of the LMG5200 and may result in reduced performance. [图 16](#), [图 17](#), [图 18](#), and [图 19](#) show an example of how to design for minimal SW node capacitance on a four-layer board. In these figures, U1 is the LMG5200 device.




图 14. External Component Placement (Single Layer)



Layout Examples (接下页)




图 15. Four-Layer Board Cross Section With Return Path Directly Underneath for Power Loop




图 16. Top Layer




图 17. Ground Plane

Layout Examples (接下页)




图 18. Middle Layer




图 19. Bottom Layer




图 20. External Component Placement (Double Layer PCB)

Layout Examples (接下页)




图 21. Two-Layer Board Cross Section With Return Path

Two-layer boards are not recommended for use with LMG5200 device due to the larger power loop inductance. However, if design considerations allow only two board layers, place the input decoupling capacitors immediately behind the device on the back-side of the board to minimize loop inductance. 图 20 and 图 21 show a layout example for two-layer boards.

## 12 器件和文档支持

### 12.1 器件支持

#### 12.1.1 开发支持

《[LMG5200 PSpice 瞬态模型](#)》

《[LMG5200 TINA-TI 瞬态参考设计](#)》

《[LMG5200 TINA-TI 瞬态 Spice 模型](#)》

### 12.2 文档支持

#### 12.2.1 相关文档

《[LMG5200 GaN 功率级模块布局指南](#)》

《[使用 LMG5200: GaN 半桥功率模块评估模块](#)》

### 12.3 接收文档更新通知

要接收文档更新通知，请导航至德州仪器 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。请单击右上角的 [通知我](#) 进行注册，即可收到任意产品信息更改每周摘要。有关更改的详细信息，请查看任意已修订文档中包含的修订历史记录。

### 12.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.



## 13 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时，我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本，请参阅左侧的导航栏。

### 13.1 封装信息

LMG5200 器件封装为 MSL3 封装（湿敏等级 3）。请参阅应用报告 [《AN-2029 操作和处理建议》](#) 获取 MSL3 封装的具体操作和处理建议。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMG5200MOFR	ACTIVE	QFM	MOF	9	2000	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 125	LMG5200 513B	
LMG5200MOFT	ACTIVE	QFM	MOF	9	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 125	LMG5200 513B	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMG5200MOFR	QFM	MOF	9	2000	330.0	16.4	6.3	8.3	2.2	12.0	16.0	Q1
LMG5200MOFT	QFM	MOF	9	250	180.0	16.4	6.3	8.3	2.2	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMG5200MOFR	QFM	MOF	9	2000	350.0	350.0	43.0
LMG5200MOFT	QFM	MOF	9	250	213.0	191.0	55.0






# MOF0009A

# PACKAGE OUTLINE

## QFM - 2 mm max height

QUAD FLAT MODULE



4221487/B 06/2015

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


**MOF0009A**

**QFM - 2 mm max height**

QUAD FLAT MODULE



LAND PATTERN EXAMPLE  
SCALE:12X



4221487/B 06/2015

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).



## 重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司