

■ [Order](http://www.ti.com.cn/product/cn/bq25703A?dcmp=dsproject&hqs=sandbuy&#samplebuy) Now

bq25703A ZHCSGD8A –MAY 2017–REVISED MAY 2018

具有系统功率监测器和处理器热量监测器的 **bq25703A I2C** 多化合物电池 降压**/**升压充电控制器

1 特性

- 从各种输入源为 1 至 4 节电池充电
	- 3.5V 至 24V 输入工作电压
	- 支持 USB 2.0、USB 3.0、USB 3.1 (Type-C) 和 USB_PD 输入电流设置
	- 在降压和升压操作之间进行无缝转换
	- 提供输入电流和电压调节(IDPM 和 VDPM)以 防电源过载
- 用于 CPU 节流的功率/电流监控器
	- 综合 PROCHOT 设置, 符合 IMVP8
	- 输入和电池电流监控器
	- 系统功率监控器,符合 IMVP8
- • 窄 VDC (NVDC) 电源路径管理
	- 无需电池或使用深度放电的电池亦可瞬时启动
	- 适配器满载时,电池可为系统补充电量
- • 从电池给 USB 端口加电 (USB OTG)
	- 输出 4.48V 至 20.8V 与 USB PD 兼容
	- 输出电流限制高达 6.35A
- • 用于 1µH 至 3.3µH 电感器的 800kHz 或 1.2MHz 可编程开关频率
- 可通过主机控制接口实现灵活系统配置
	- I2C (bq25703A) 端口用于优化系统性能和状态 报告
	- 硬件引脚可用于设置输入电流限制,无需 EC 控 制
- • 集成型 ADC 可监控电压、电流和功率
- • 高精度调节和监控
	- ±0.5% 充电电压调节
	- ±2% 输入/充电电流调节
	- ±2% 输入/充电电流监控
	- ±5% 功率监控器
- 安全性
	- 热关断
	- 输入、系统、电池过电压保护
	- MOSFET 电感过流保护
- 低电池静态电流
- 输入电流优化器 (ICO) 可获取最大输入功率
- 为任意化学电池充电:Li+、LiFePO4、镍镉、镍 氢、铅酸
- 封装:32 引脚 4 x 4 WQFN

2 应用

- 无人机、蓝牙扬声器、IP 摄像头、可拆卸电脑、平 板电脑和移动电源
- 工业用和医疗用设备
- 带可充电电池的便携式设备

3 说明

bq25703A 是一种同步 NVDC 电池降压/升压充电控制 器,为空间受限的多化合物电池充电应用提供了组件数 量少的高效 解决方案。

NVDC-1 配置可将系统电压稳定在电池电压范围内, 但不会低于系统最小电压。即便在电池完全放电或被取 出时,系统也仍会继续工作。当负载功率超过输入源额 定值时,电池会进入补电模式并防止系统崩溃。

The bq25703A 从 USB 适配器、高电压 USB PD 源和 传统适配器等各种输入源为电池充电。

器件信息 **[\(1\)](#page-0-0)**

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。

703A I2C

目录

4 修订历史记录

注:之前版本的页码可能与当前版本有所不同。

Changes from Original (May 2017) to Revision A Page

Texas
Instruments

修订历史记录 **(**接下页**)**

bq25703A

ZHCSGD8A –MAY 2017–REVISED MAY 2018 **www.ti.com.cn**

修订历史记录 **(**接下页**)**

5 说明 (续)

在加电期间,充电器基于输入源和电池状况,将转换器设置为降压、升压或降压/升压配置。充电器自动在降压、升 压、降压/升压配置间转换,无需主机控制。

在无输入源的情况下, bq25703A 可通过 1 到 4 节电池支持 On-the-Go (OTG) 功能, 从而在 VBUS 上生成 4.48V 至 20.8V 电压。在 OTG 模式下,充电器调节输出电压和输出电流。

bq25703A 可监控适配器电流、电池电流和系统功率。灵活编程的 PROCHOT 输出直达 CPU, 可根据需要降低其 频率。

bq25703A ZHCSGD8A –MAY 2017–REVISED MAY 2018 **www.ti.com.cn**

6 Pin Configuration and Functions

Pin Functions

Pin Functions (continued)

bq25703A ZHCSGD8A –MAY 2017–REVISED MAY 2018 **www.ti.com.cn**

Texas
Instruments

Pin Functions (continued)

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

7.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor](http://www.ti.com/cn/lit/pdf/spra953) and IC Package Thermal Metrics* application report.

7.5 Electrical Characteristics

over $T_J = -40$ to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC SW LIGHT boost	Input current during PFM in boost mode, no load, I_{VBUS} + $I_{ACP} + I_{ACN} + I_{VSYS} + I_{SRP} +$ I_{SRN} + I_{SW1} + I_{BTST2} + I_{SW2} + IBTST2	$VIN = 5 V$, VBAT = 8.4 V, 2 s, REG0x01[2] = 0; MOSFET $Qq = 4 nC$		2.7		mA
IAC SW LIGHT buckboost	Input current during PFM in buck boost mode, no load, $I_{VBUS} + I_{ACP} + I_{ACN} + I_{VSYS} +$ I_{SRP} + I_{SRN} + I_{SW1} + I_{BTST1} + $ISW2 + IBTST2$	$VIN = 12 V$, VBAT = 12 V, $REG0x01[2] = 0$; MOSFET $Qq = 4 nC$		2.4		mA
OTG STANDBY	Quiescent current during PFM in OTG mode $I_{VBUS} + I_{ACP} +$ I_{ACN} + I_{VSYS} + I_{SRP} + I_{SRN} + $ISW1 + IBTST2 + ISW2 + IBTST2$	$VBAT = 8.4 V$, VBUS = 5 V, 800-kHz switching frequency, MOSFET $Qq = 4$ nС		3		mA
		$VBAT = 8.4 V, VBUS = 12$ V, 800-kHz switching frequency, MOSFET $Qq = 4$ nС		4.2		
		$VBAT = 8.4 V, VBUS = 20$ V, 800-kHz switching frequency, MOSFET $Qq = 4$ nС		6.2		
V _{ACP/N_OP}	Input common mode range	Voltage on ACP/ACN	3.8		26	V
VIADPT_CLAMP	I_{ADPT} output clamp voltage		3.1	3.2	3.3	V
I IADPT	I_{ADPT} output current				$\mathbf{1}$	mA
AIADPT	Input current sensing gain	$V_{(IADPT)} / V_{(ACP-ACN)},$ $REG0x00[4] = 0$		20		V/V
		$V_{(IADPT)} / V_{(ACP-ACN)},$ $REG0x00[4] = 1$		40		V/V
VIADPT_ACC	Input current monitor accuracy	$V_{(ACP-ACN)} = 40.96$ mV	$-2%$		2%	
		$V_{(ACP-ACN)} = 20.48$ mV	$-3%$		3%	
		$V_{(ACP-ACN)} = 10.24$ mV	-6%		6%	
		$V_{(ACP-ACN)} = 5.12$ mV	$-10%$		10%	
C_{IADPT_MAX}	Maximum output load capacitance				100	рF
V _{SRP/N_OP}	Battery common mode range	Voltage on SRP/SRN	2.5		18	V
VIBAT_CLAMP	IBAT output clamp voltage		3.05	3.2	3.3	V
I _{IBAT}	IBAT output current				$\mathbf{1}$	mA
A _{IBAT}	Charge and discharge current sensing gain on IBAT pin	$V_{(IBAT)}$ / $V_{(SRN-SRP)}$, $REG0x00[3] = 0,$		8		V/V
		$V_{(IBAT)}$ / $V_{(SRN-SRP)}$, $RECO(x00[3] = 1,$		16		V/V
IBAT_CHG_ACC	Charge and discharge current monitor accuracy on IBAT pin	$V_{(SRN-SRP)} = 40.96$ mV	$-2%$		2%	
		$V_{(SRN-SRP)} = 20.48$ mV	$-3%$		4%	
		$V_{(SRN-SRP)} = 10.24$ mV	$-6%$		6%	
		$V_{(SRN-SRP)} = 5.12$ mV	$-12%$		12%	
C_{IBAT_MAX}	Maximum output load capacitance				100	pF
SYSTEM POWER SENSE AMPLIFIER						
V _{PSYS}	PSYS output voltage range		0		3.3	V
Ipsys	PSYS output current		0		160	μA
A _{PSYS}	PSYS system gain	$V_{(PSYS)} / (P_{(IN)} + P_{(BAT)})$, $\mathsf{REG0x}31[1] = 1$		$\mathbf{1}$		µA/W

TEXAS NSTRUMENTS

Electrical Characteristics (continued)

over $T_J = -40$ to 125°C (unless otherwise noted)

Copyright © 2017–2018, Texas Instruments Incorporated

over $T_J = -40$ to 125°C (unless otherwise noted)

7.6 Timing Requirements

Timing Requirements (接下页**)**

(1) User can adjust threshold via SMBus ChargeOption() REG0x01/00.

7.7 Typical Characteristics

bq25703A ZHCSGD8A –MAY 2017–REVISED MAY 2018 **www.ti.com.cn**

Typical Characteristics (接下页**)**

Typical Characteristics (接下页**)**

8 Detailed Description

8.1 Overview

The bq25703A is a buck boost NVDC (narrow voltage DC) charge controller for multi-chemistry portable applications such as notebook, detachable, ultrabook, tablet and other mobile devices with rechargeable batteries. It provides seamless transition between converter operation modes (buck, boost, or buck boost), fast transient response, and high light load efficiency.

The bq25703A supports wide range of power sources, including USB PD ports, legacy USB ports, traditional AC-DC adapters, etc. It takes input voltage from 3.5 V to 24 V, and charges battery of 1-4 series. It also supports USB On-The-Go (OTG) to provide 4.48V to 20.8V output at USB port.

The bq25703A features Dynamic Power Management (DPM) to limit the input power and avoid AC adapter overloading. During battery charging, as the system power increases, the charging current will reduce to maintain total input current below adapter rating. If system power demand temporarily exceeds adapter rating, the bq25703A supports NVDC architecture to allow battery discharge energy to supplement system power. For details, refer to *System Voltage [Regulation](#page-55-2)* section.

In order to be compliant with an Intel IMVP8 compliant system, the bq25703A includes PSYS function to monitor the total platform power from adapter and battery. Besides PSYS, it provides both an independent input current buffer (IADPT) and a battery current buffer (IBAT) with highly accurate current sense amplifiers. If the platform power exceeds the available power from adapter and battery, a PROCHOT signal is asserted to CPU so that the CPU optimizes its performance to the power available to the system.

The I2C controls input current, charge current and charge voltage registers with high resolution, high accuracy regulation limits. It also sets the PROCHOT timing and threshold profile to meet system requirements.

8.2 Functional Block Diagram

Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Power-Up from Battery Without DC Source

If only battery is present and the voltage is above V_{VBAT_UVLOZ} , the BATFET turns on and connects battery to system. By default, the charger is in low power mode (REG0x01[7] = 1) with lowest quiescent current. The LDO stays off. When device moves to performance mode (REG0x01[7] = 0), The host enables IBAT buffer through I2C to monitor discharge current. For PSYS, PROCHOT or independent comparator, REGN LDO is enabled for an accurate reference.

8.3.2 Power-Up From DC Source

When an input source plugs in, the charger checks the input source voltage to turn on LDO and all the bias circuits. It sets the input current limit before the converter starts.

The power-up sequence from DC source is as follows:

- 1. 50 ms after VBUS above $V_{VBUS\ CONVEN}$, enable 6 V LDO and CHRG_OK goes HIGH
- 2. Input voltage and current limit setup
- 3. Battery CELL configuration
- 4. 150 ms after VBUS above $V_{VBUS\ CONVEN}$, converter powers up.

8.3.2.1 CHRG_OK Indicator

CHRG OK is an active HIGH open drain indicator. It indicates the charger is in normal operation when the following conditions are valid:

- VBUS is above V_{VBUS_CONVEN}
- VBUS is below V_{ACOV}
- No MOSFET/inductor, or over-voltage, over-current, thermal shutdown fault

8.3.2.2 Input Voltage and Current Limit Setup

When CHRG_OK goes LOW, the charger sets default input current limit in REG0x0F/0E() to 3.30 A. The actual input current limit is the lower setting of REG0x0F/0E() and ILIM_HIZ pin.

Charger initiates a VBUS voltage measurement without any load (VBUS at no load). The default VINDPM threshold is VBUS at no load – 1.28 V.

After input current and voltage limits are set, the charger device is ready to power up. The host can always update input current and voltage limit based on input source type.

8.3.2.3 Battery Cell Configuration

CELL_BATPRESZ pin is biased with resistors from REGN to CELL_BATPRESZ to GND. After VDDA LDO is activated, the device detects the battery configuration through CELL_BATPRESZ pin bias voltage. Refer to *Electrical [Characteristics](#page-9-1)* for CELL setting thresholds.

表 **1. Battery Cell Configuration**

8.3.2.4 Device Hi-Z State

The charger enters Hi-Z mode when ILIM_HIZ pin voltage is below 0.4 V or REG0x35[7] is set to 1. During Hi-Z mode, the input source is present, and the charger is in the low quiescent current mode with REGN LDO enabled.

8.3.3 USB On-The-Go (OTG)

The device supports USB OTG operation to deliver power from the battery to other portable devices through USB port. The OTG mode output voltage is set in REG0x07/06(). The OTG mode output current is set in REG0x09/08(). The OTG operation can be enabled if the conditions are valid:

- Valid battery voltage is set REG0x05/04()
- OTG output voltage is set in REG0x07/06() and output current is set in REG0x09/08()
- EN OTG pin is HIGH and REG0x35[4] = 1
- VBUS is below V_{VBUSU} UVLO
- 10 ms after the above conditions are valid, converter starts and VBUS ramps up to target voltage. CHRG_OK pin goes HIGH if $REGOx01[3] = 1$.

8.3.4 Converter Operation

The charger employs a synchronous buck-boost converter that allows charging from a standard 5-V or a highvoltage power source. The charger operates in buck, buck-boost and boost mode. The buck-boost can operate uninterruptedly and continuously across the three operation modes.

表 **2. MOSFET Operation**

8.3.4.1 Inductor Setting through IADPT Pin

The charger reads the inductor value through the IADPT pin.

表 **3. Inductor Setting on IADPT Pin**

8.3.4.2 Continuous Conduction Mode (CCM)

With sufficient charge current, the inductor current does not cross 0 A, which is defined as CCM. The controller starts a new cycle with ramp coming up from 200 mV. As long as error amplifier output voltage is above the ramp voltage, the high-side MOSFET (HSFET) stays on. When the ramp voltage exceeds error amplifier output voltage, HSFET turns off and low-side MOSFET (LSFET) turns on. At the end of the cycle, ramp gets reset and LSFET turns off, ready for the next cycle. There is always break-before-make logic during transition to prevent cross-conduction and shoot-through. During the dead time when both MOSFETs are off, the body-diode of the low-side power MOSFET conducts the inductor current.

During CCM, the inductor current always flows and creates a fixed two-pole system. Having the LSFET turn-on when the HSFET is off keeps the power dissipation low and allows safe charging at high currents.

8.3.4.3 Pulse Frequency Modulation (PFM)

In order to improve converter light-load efficiency, the bq25703A switches to PFM control at light load. The effective switching frequency will decrease accordingly when system load decreases. The minimum frequency can be limit to 25 kHz (ChargeOption0() bit[10]=1).

8.3.5 Current and Power Monitor

8.3.5.1 High-Accuracy Current Sense Amplifier (IADPT and IBAT)

As an industry standard, a high-accuracy current sense amplifier (CSA) is used to monitor the input current during forward charging, or output current during OTG (IADPT) and the charge/discharge current (IBAT). IADPT voltage is 20× or 40× the differential voltage across ACP and ACN. IBAT voltage is 8x/16× (during charging), or 8×/16× (during discharging) of the differential across SRP and SRN. After input voltage or battery voltage is above UVLO, IADPT output becomes valid. To lower the voltage on current monitoring, a resistor divider from CSA output to GND can be used and accuracy over temperature can still be achieved.

- $V_{(IADPT)} = 20$ or 40 x ($V_{(ACP)} V_{(ACN)}$) during forward mode, or 20 or 40 x ($V_{(ACN)} V_{(ACP)}$) during reverse OTG mode.
- $V_{\text{(IBAT)}} = 8$ or 16 \times (V_(SRP) V_(SRN)) during forward mode.
- $V_{(IBAT)} = 8$ or 16 x (V_(SRN) – V_(SRP)) during forward supplement mode, or reverse OTG mode.

A maximum 100-pF capacitor is recommended to connect on the output for decoupling high-frequency noise. An additional RC filter is optional, if additional filtering is desired. Note that adding filtering also adds additional response delay. The CSA output voltage is clamped at 3.3 V.

8.3.5.2 High-Accuracy Power Sense Amplifier (PSYS)

The charger monitors total system power. During forward mode, the input adapter powers system. During reverse OTG mode, the battery powers the system and VBUS output. The ratio of PSYS current and total power K_{PSYS} can be programmed in REG0x31[1] with default 1 μ A/W. The input and charge sense resistors (RAC and RSR) are programmed in REG0x31[3:2]. PSYS voltage can be calculated with [公式](#page-25-5) 1 where IIN>0 when adapter is in forward charging, and IBAT>0 when the battery is in discharge when the battery is in discharge.

$$
V_{PSYS} = R_{PSYS} \times K_{PSYS} (V_{ACP} \times I_{IN} + V_{BAT} \times I_{BAT})
$$

(1)

For proper PSYS functionality, RAC and RSR values are limited to 10 m Ω and 20 m Ω .

8.3.6 Input Source Dynamic Power Manage

Refer to *Input Current and Input Voltage Registers for Dynamic Power [Management](#page-56-2)*.

8.3.7 Two-Level Adapter Current Limit (Peak Power Mode)

Usually adapter can supply current higher than DC rating for a few milliseconds to tens of milliseconds. The charger employs two-level input current limit, or peak power mode, to fully utilize the overloading capability and minimize battery discharge during CPU turbo mode. Peak power mode is enabled in REG0x33[5](EN_PKPWR_IDPM) or REG0x33[4](EN_PKPWR_VSYS). The DC current limit, or I_{LIM1}, is the same as adapter DC current, set in REG0x0F/0E(). The overloading current, or I_{LIM2} , is set in REG0x37[7:3], as a percentage of I_{LIM1}

When the charger detects input current surge and battery discharge due to load transient, it applies I_{LIM2} for T_{OVLD} in REG0x33[7:6], first, and then I_{LIM1} for up to $T_{\text{MAX}} - T_{\text{OVLD}}$ time. T_{MAX} is programmed in REG0x33[1:0]. After T_{MAX} if the load is still high, another peak power cycle starts. Charging is disabled during T_{MAX} ; once T_{MAX} expires, charging continues. If T_{OVLD} is programmed higher than T_{MAX} , then peak power mode is always on.

图 **12. Two-Level Adapter Current Limit Timing Diagram**

8.3.8 Processor Hot Indication

When CPU is running turbo mode, the system peak power may exceed available power from adapter and battery together. The adapter current and battery discharge peak current, or system voltage drop is indication that system power is too high. The charger processor hot function monitors these events, and PROCHOT pulse is asserted. Once CPU receives PROCHOT pulse from charger, it slows down to reduce system power. The processor hot function monitors these events, and PROCHOT pulse is asserted.

The PROCHOT triggering events include:

- ICRIT: adapter peak current, as 110% of I_{LIM2}
- INOM: adapter average current (110% of input current limit)
- IDCHG: battery discharge current
- VSYS: system voltage on VSYS
- Adapter Removal: upon adapter removal (CHRG_OK pin HIGH to LOW)
- Battery Removal: upon battery removal (CELL_BATPRESZ pin goes LOW)
- CMPOUT: Independent comparator output (CMPOUT pin HIGH to LOW)

The threshold of ICRIT, IDCHG or VSYS, and the deglitch time of ICRIT, INOM, IDCHG or CMPOUT are programmable through I2C. Each triggering event can be individually enabled in REG0x38[6:0]. When any event in PROCHOT profile is triggered, PROCHOT is asserted low for minimum 10 ms programmable in 0x36[4:3]. At the end of the 10 ms, if the PROCHOT event is still active, the pulse gets extended.

图 **13. PROCHOT Profile**

8.3.8.1 PROCHOT During Low Power Mode

During low power mode (REG0x01[7] = 1), the charger offers a low quiescent current (~150 µA). Low power PROCHOT function uses the independent comparator to monitor battery discharge current and system voltage, and assert PROCHOT to CPU.

Below lists the register setting to enable PROCHOT during low power mode.

- REG0x01[7] = 1
- REG0x38[5:0] = 000000
- $REG0x30[6:4] = 100$
- Independent comparator threshold is always 1.2 V
- When REG0x31[6] = 1, charger monitors discharge current. Connect CMPIN to voltage proportional to IBAT pin. PROCHOT triggers from HIGH to LOW when CMPIN voltage falls below 1.2 V.
- When REG0x31[5] = 1, charger monitors system voltage. Connect CMPIN to voltage proportional to system. PROCHOT triggers from HIGH to LOW when CMPIN voltage rises above 1.2 V.

图 **14. PROCHOT Low Power Mode Implementation**

8.3.8.2 PROCHOT Status

REG0x22[6:0] reports which event in the profile triggers PROCHOT by setting the corresponding bit to 1. The status bit can be reset back to 0 after it is read by host, and current PROCHOT event is no longer active.

Assume there are two PROCHOT events, event A and event B. Event A triggers PROCHOT first, but event B is also active. Both status bits will be HIGH. At the end of the 10 ms PROCHOT pulse, if PROCHOT is still active (either by A or B), the PROCHOT pulse is extended.

8.3.9 Device Protection

8.3.9.1 Watchdog Timer

The charger includes watchdog timer to terminate charging if the charger does not receive a write MaxChargeVoltage() or write ChargeCurrent() command within 175 s (adjustable via REG0x01[6:5]). When watchdog timeout occurs, all register values are kept unchanged except ChargeCurrent() resets to zero. Battery charging is suspended. Write MaxChargeVoltage() or write ChargeCurrent() commands must be re-sent to reset watchdog timer and resume charging. Writing $REG0x01[6:5] = 00$ to disable watchdog timer also resumes charging.

8.3.9.2 Input Overvoltage Protection (ACOV)

The charger has fixed ACOV voltage. When VBUS pin voltage is higher than ACOV, it is considered as adapter over voltage. CHRG_OK will be pulled low, and converter will be disabled. As system falls below battery voltage, BATFET will be turned on. When VBUS pin voltage falls below ACOV, it is considered as adapter voltage returns back to normal voltage. CHRG_OK is pulled high by external pull up resistor. The converter resumes if enable conditions are valid.

8.3.9.3 Input Overcurrent Protection (ACOC)

If the input current exceeds the 1.25 \times or 2 \times (REG0x32[2]) of $I_{LIM2VTH}$ (REG0x37[7:3]) set point, converter stops switching. After 300 ms, converter starts switching again.

8.3.9.4 System Overvoltage Protection (SYSOVP)

When the converter starts up, the bq25703A reads CELL pin configuration and sets MaxChargeVoltage() and SYSOVP threshold $(1s - 5 \text{ V}, 2s - 12 \text{ V}, 3s/4s - 19.5 \text{ V})$. Before REGx05/04() is written by the host, the battery configuration will change with CELL pin voltage. When SYSOVP happens, the device latches off the converter. REG20[4] is set as 1. The user can clear latch-off by either writing 0 to the SYSOVP bit or removing and plugging in the adapter again. After latch-off is cleared, the converter starts again.

8.3.9.5 Battery Overvoltage Protection (BATOVP)

Battery over-voltage may happen when battery is removed during charging or the user plugs in a wrong battery. The BATOVP threshold is 104% (1 s) or 102% (2 s to 4 s) of regulation voltage set in REG0x05/04().

8.3.9.6 Battery Short

If BAT voltage falls below SYSMIN during charging, the maximum current is limited to 384 mA.

8.3.9.7 Thermal Shutdown (TSHUT)

The WQFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junction temperatures low. As added level of protection, the charger converter turns off for selfprotection whenever the junction temperature exceeds the 155°C. The charger stays off until the junction temperature falls below 135°C. During thermal shut down, the LDO current limit is reduced to 16 mA and REGN LDO stays off. When the temperature falls below 135°C, charge can be resumed with soft start.

8.4 Device Functional Modes

8.4.1 Forward Mode

When input source is connected to VBUS, bq25703A is in forward mode to regulate system and charge battery.

8.4.1.1 System Voltage Regulation with Narrow VDC Architecture

The bq25703A employs Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by MinSystemVoltage(). Even with a deeply depleted battery, the system is regulated above the minimum system voltage.

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode).

As the battery voltage rises above the minimum system voltage, BATFET is fully on when charging or in supplement mode and the voltage difference between the system and battery is the VDS of BATFET. System voltage is regulated 160 mV above battery voltage when BATFET is off (no charging or no supplement current).

See *System Voltage [Regulation](#page-55-2)* for details on system voltage regulation and register programming.

8.4.1.2 Battery Charging

The bq25703A charges 1-4 cell battery in constant current (CC), and constant voltage (CV) mode. Based on CELL_BATPREZ pin setting, the charger sets default battery voltage 4.2V/cell to ChargeVoltage(), or REG0x05/04(). According to battery capacity, the host programs appropriate charge current to ChargeCurrent(), or REG0x03/02(). When battery is full or battery is not in good condition to charge, host terminates charge by setting REG0x00[0] to 1, or setting ChargeCurrent() to zero.

See *Feature [Description](#page-23-0)* for details on register programming.

8.4.2 USB On-The-Go

The bq25703A supports USB OTG functionality to deliver power from the battery to other portable devices through USB port (reverse mode). The OTG output voltage is compliant with USB PD specification, including 5 V, 9 V, 15 V, and 20 V (REG0x07/06()). The output current regulation is compliant with USB type C specification, including 500 mA, 1.5 A, 3 A and 5 A (REG0x09/08()).

Similar to forward operation, the device switches from PWM operation to PFM operation at light load to improve efficiency.

8.5 Programming

The charger supports battery-charger commands that use either Write-Word or Read-Word protocols, as summarized in [表](#page-33-1) *4*. The I2C address is D6h (1101101_X), where X is the read/write bit. The ManufacturerID and DeviceID registers are assigned identify the charger device. The ManufacturerID register command always returns 40h.

8.5.1 I ²C Serial Interface

The bq25703A uses I2C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I²C is a bi-directional 2-wire serial interface. Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address D6h, receiving control inputs from the master device like micro controller or a digital signal processor through REG00-REG0F. The I²C interface supports both standard mode (up to 100 kbits), and fast mode (up to 400 kbits). connecting to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

8.5.1.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.

图 **15. Bit Transfer on the I ²C Bus**

8.5.1.2 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCl is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.

图 **16. START and STOP Conditions**

Programming (接下页**)**

8.5.1.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.

图 **17. Data Transfer on the I ²C Bus**

8.5.1.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9th clock pulse, are generated by the master.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the 9th clock pulse, this is the Not Acknowledge signal. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

Programming (接下页**)**

8.5.1.5 Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).

图 **18. Complete Data Transfer**

8.5.1.6 Single Read and Write

图 **19. Single Write**

图 **20. Single Read**

If the register address is not defined, the charger IC send back NACK and go back to the idle state.

8.5.1.7 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write.

图 **21. Multi Write**

Programming (接下页**)**

8.5.1.8 Write 2-Byte I2C Commands

A few I2C commands combine two 8-bit registers together to form a complete value. These commands include:

- ChargeCurrent()
- MaxChargeVoltage()
- IIN_DPM()
- OTGVoltage()
- InputVoltage()

Host has to write LSB command followed by MSB command. No other command can be inserted in between these two writes. The charger waits for the complete write to the two registers to decide whether to accept or ignore the new value.

After the completion of LSB and MSB bytes, the two bytes will be updated at the same time. If host writes MSB byte first, the command will be ignored. If the time between write of LSB and MSB bytes exceeds watchdog timer, both the LSB and MSB commands will be ignored.

8.6 Register Map

表 **4. Charger Command Summary**

Register Map (接下页**)**

表 **4. Charger Command Summary (**接下页**)**

8.6.1 Setting Charge and PROCHOT Options

8.6.1.1 ChargeOption0 Register (I2C address = 01/00h) [reset = E20Eh]

图 **23. ChargeOption0 Register (I2C address = 01/00h) [reset = E20Eh]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **5. ChargeOption0 Register (I2C address = 01h) Field Descriptions**

表 **5. ChargeOption0 Register (I2C address = 01h) Field Descriptions (**接下页**)**

表 **6. ChargeOption0 Register (I2C address = 00h) Field Descriptions**

8.6.1.2 ChargeOption1 Register (I2C address = 31/30h) [reset = 211h]

图 **24. ChargeOption1 Register (I2C address = 31/30h) [reset = 211h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **7. ChargeOption1 Register (I2C address = 31h) Field Descriptions**

表 **8. ChargeOption1 Register (I2C address = 30h) Field Descriptions**

表 **8. ChargeOption1 Register (I2C address = 30h) Field Descriptions (**接下页**)**

8.6.1.3 ChargeOption2 Register (I2C address = 33/32h) [reset = 2B7]

图 **25. ChargeOption2 Register (I2C address = 33/32h) [reset = 2B7]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **9. ChargeOption2 Register (I2C address = 33h) Field Descriptions**

表 **10. ChargeOption2 Register (I2C address = 32h) Field Descriptions**

8.6.1.4 ChargeOption3 Register (I2C address = 35/34h) [reset = 0h]

图 **26. ChargeOption3 Register (I2C address = 35/34h) [reset = 0h]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **11. ChargeOption3 Register (I2C address = 35h) Field Descriptions**

表 **12. ChargeOption3 Register (I2C address = 34h) Field Descriptions**

8.6.1.5 ProchotOption0 Register (I2C address = 37/36h) [reset = 04A54h]

图 **27. ProchotOption0 Register (I2C address = 37/36h) [reset = 04A54h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **13. ProchotOption0 Register (I2C address = 37h) Field Descriptions**

表 **14. ProchotOption0 Register (I2C address = 36h) Field Descriptions**

bq25703A ZHCSGD8A –MAY 2017–REVISED MAY 2018 **www.ti.com.cn**

Texas
Instruments

表 **14. ProchotOption0 Register (I2C address = 36h) Field Descriptions (**接下页**)**

8.6.1.6 ProchotOption1 Register (I2C address = 39/38h) [reset = 8120h]

图 **28. ProchotOption1 Register (I2C address = 39/38h) [reset = 8120h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **15. ProchotOption1 Register (I2C address = 39h) Field Descriptions**

表 **16. ProchotOption1 Register (I2C address = 38h) Field Descriptions**

Texas
Instruments

表 **16. ProchotOption1 Register (I2C address = 38h) Field Descriptions (**接下页**)**

8.6.1.7 ADCOption Register (I2C address = 3B/3Ah) [reset = 2000h]

图 **29. ADCOption Register (I2C address = 3B/3Ah) [reset = 2000h]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

The ADC registers are read in the following order: VBAT, VSYS, ICHG, IDCHG, IIN, PSYS, VBUS, CMPIN. ADC is disabled in low power mode. When enabling ADC, the device exit low power mode at battery only.

表 **17. ADCOption Register (I2C address = 3Bh) Field Descriptions**

表 **18. ADCOption Register (I2C address = 3Ah) Field Descriptions**

Texas
Instruments kia.

8.6.2 Charge and PROCHOT Status

8.6.2.1 ChargerStatus Register (I2C address = 21/20h) [reset = 0000h]

图 **30. ChargerStatus Register (I2C address = 21/20h) [reset = 0000h]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **19. ChargerStatus Register (I2C address = 21h) Field Descriptions**

表 **20. ChargerStatus Register (I2C address = 20h) Field Descriptions**

Texas
Instruments

表 **20. ChargerStatus Register (I2C address = 20h) Field Descriptions (**接下页**)**

8.6.2.2 ProchotStatus Register (I2C address = 23/22h) [reset = 0h]

图 **31. ProchotStatus Register (I2C address = 23/22h) [reset = 0h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **21. ProchotStatus Register (I2C address = 23h) Field Descriptions**

8.6.3 ChargeCurrent Register (I2C address = 03/02h) [reset = 0h]

To set the charge current, write a 16-bit ChargeCurrent() command (REG0x03/02h()) using the data format listed in 表 [23](#page-51-0) and 表 [24.](#page-51-1)

With 10-m Ω sense resistor, the charger provides charge current range of 64 mA to 8.128 A, with a 64-mA step resolution. Upon POR, when auto wakeup is not active, ChargeCurrent() is 0 A. Any conditions for CHRG_OK low except ACOV will reset ChargeCurrent() to zero. CELL_BATPRESZ going LOW (battery removal) will reset the ChargeCurrent() register to 0 A.

Charge current is not reset in ACOC, TSHUT, power path latch off (REG0x30[1]), and SYSOVP.

A 0.1-µF capacitor between SRP and SRN for differential mode filtering is recommended; an optional 0.1-µF capacitor between SRN and ground, and an optional 0.1-µF capacitor between SRP and ground for common mode filtering. Meanwhile, the capacitance on SRP should not be higher than 0.1 µF in order to properly sense the voltage across SRP and SRN for cycle-by-cycle current detection.

The SRP and SRN pins are used to sense voltage drop across RSR with default value of 10 m Ω . However, resistors of other values can also be used. For a larger sense resistor, a larger sense voltage is given, and a higher regulation accuracy; but, at the expense of higher conduction loss. A current sensing resistor value no more than 20 m Ω is suggested.

图 **32. ChargeCurrent Register With 10-mΩ Sense Resistor (I2C address = 03/02h) [reset = 0h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **23. Charge Current Register (14h) With 10-mΩ Sense Resistor (I2C address = 03h) Field Descriptions**

表 **24. Charge Current Register (14h) With 10-mΩ Sense Resistor (I2C address = 02h) Field Descriptions**

8.6.3.1 Battery Pre-Charge Current Clamp

During pre-charge, BATFET works in linear mode or LDO mode (default REG0x00[2] = 1). For 2-4 cell battery, the system is regulated at minimum system voltage in REG0x0D/0C() and the pre-charge current is clamped at 384 mA. For 1 cell battery, the pre-charge to fast charge threshold is 3 V, and the pre-charge current is clamped at 384 mA. However, the BATFET stays in LDO mode operation till battery voltage is above minimum system voltage (~3.6 V). During battery voltage from 3 V to 3.6 V, the fast charge current is clamped at 2 A.

8.6.4 MaxChargeVoltage Register (I2C address = 05/04h) [reset value based on CELL_BATPRESZ pin setting]

To set the output charge voltage, write a 16-bit ChargeVoltage register command (REG0x05/04()) using the data format listed in 表 [25](#page-53-0) and 表 [26](#page-53-1). The charger provides charge voltage range from 1.024 V to 19.200 V, with 16mV step resolution. Any write below 1.024 V or above 19.200 V is ignored.

Upon POR, REG0x05/04() is by default set as 4192 mV for 1 s, 8400 mV for 2 s, 12592 mV for 3 s or 16800 mV for 4 s. After CHRG_OK, if host writes REG0x03/02() before REG0x05/04(), the charge will start after the write to REG0x03/02().If the battery is different from 4.2 V/cell, the host has to write to REG0x05/04() before REG0x03/02() for correct battery voltage setting. Writing REG0x05/04() to 0 will set REG0x05/04() to default value on CELL_BATPRESZ pin, and force REG0x03/02() to zero to disable charge.

The SRN pin is used to sense the battery voltage for voltage regulation and should be connected as close to the battery as possible, and directly place a decoupling capacitor (0.1 µF recommended) as close to the device as possible to decouple high frequency noise.

图 **33. MaxChargeVoltage Register (I2C address = 05/04h) [reset value based on CELL_BATPRESZ pin setting]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **25. MaxChargeVoltage Register (I2C address = 05h) Field Descriptions**

表 **26. MaxChargeVoltage Register (I2C address = 04h) Field Descriptions**

表 **26. MaxChargeVoltage Register (I2C address = 04h) Field Descriptions (**接下页**)**

8.6.5 MinSystemVoltage Register (I2C address = 0D/0Ch) [reset value based on CELL_BATPRESZ pin setting]

To set the minimum system voltage, write a 16-bit MinSystemVoltage register command (REG0x0D/0C()) using the data format listed in 表 [27](#page-55-0) and 表 [28](#page-55-1). The charger provides minimum system voltage range from 1.024 V to 16.128 V, with 256-mV step resolution. Any write below 1.024 V or above 16.128 V is ignored. Upon POR, the MinSystemVoltage register is 3.584 V for 1 S, 6.144 V for 2 S and 9.216 V for 3 S, and 12.288 V for 4 S.

图 **34. MinSystemVoltage Register (I2C address = 0D/0Ch) [reset value based on CELL_BATPRESZ pin setting]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **27. MinSystemVoltage Register (I2C address = 0Dh) Field Descriptions**

表 **28. MinSystemVoltage Register (I2C address = 0Ch) Field Descriptions**

8.6.5.1 System Voltage Regulation

The device employs Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by REG0x0D/0C(). Even with a deeply depleted battery, the system is regulated above the minimum system voltage with BATFET.

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is regulated above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on when charging or in supplement mode and the voltage difference between the system and battery is the VDS of BATFET. System voltage is regulated 160 mV above battery voltage when BATFET is off (no charging or no supplement current).

When BATFET is removed, the system node VSYS is shorted to SRP. Before the converter starts operation, LDO mode needs to be disabled. The following sequence is required to configure charger without BATFET.

1. Before adapter plugs in, put the charger into HIZ mode. (either pull pin 6 ILIM_HIZ to ground, or set

REG0x35[7] to 1)

- 2. Set 0x00[2] to 0 to disable LDO mode.
- 3. Set 0x30[0] to 0 to disable auto-wakeup mode.
- 4. Check if battery voltage is properly programmed (REG0x05/04)
- 5. Set pre-charge/charge current (REG0x03/02)
- 6. Put the device out of HIZ mode. (Release ILIM_HIZ from ground and set REG0x35[7]=0).

In order to prevent any accidental SW mistakes, the host sets low input current limit (a few hundred milliamps) when device is out of HIZ.

8.6.6 Input Current and Input Voltage Registers for Dynamic Power Management

The charger supports Dynamic Power Management (DPM). Normally, the input power source provides power for the system load or to charge the battery. When the input current exceeds the input current setting, or the input voltage falls below the input voltage setting, the charger decreases the charge current to provide priority to the system load. As the system current rises, the available charge current drops accordingly towards zero. If the system load keeps increasing after the charge current drops down to zero, the system voltage starts to drop. As the system voltage drops below the battery voltage, the battery will discharge to supply the heavy system load.

8.6.6.1 Input Current Registers

To set the maximum input current limit, write a 16-bit IIN HOST register command (REG0x0F/0E()) using the data format listed in 表 [29](#page-57-0) and 表 [30](#page-57-1). When using a 10-mΩ sense resistor, the charger provides an input-current limit range of 50 mA to 6400 mA, with 50-mA resolution. The default current limit is 3.3 A. Due to the USB current setting requirement, the register setting specifies the maximum current instead of the typical current. Upon adapter removal, the input current limit is reset to the default value of 3.3 A. The register offset is 50 mA. With code 0, the input current limit is 50 mA.

The ACP and ACN pins are used to sense R_{AC} with the default value of 10 mΩ. For a 20-mΩ sense resistor, a larger sense voltage is given and a higher regulation accuracy, but at the expense of higher conduction loss.

Instead of using the internal DPM loop, the user can build up an external input current regulation loop and have the feedback signal on the ILIM_HIZ pin.

$$
V_{ILIM_HIZ} = 1V + 40 \times (V_{ACP} - V_{ACN}) = 1 + 40 \times I_{DPM} \times R_{AC}
$$
\n(2)

In order to disable ILIM_HIZ pin, the host can write to 0x32[7] to disable ILIM_HIZ pin, or pull ILIM_HIZ pin above 4.0 V.

8.6.6.1.1 IIN_HOST Register With 10-mΩ Sense Resistor (I2C address = 0F/0Eh) [reset = 4000h]

The register offset is 50 mA. With code 0, the input current limit readback is 50 mA.

图 **35. IIN_HOST Register With 10-mΩ Sense Resistor (I2C address = 0F/0Eh) [reset = 4100h]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **29. IIN_HOST Register With 10-mΩ Sense Resistor (I2C address = 0Fh) Field Descriptions**

表 **30. IIN_HOST Register With 10-mΩ Sense Resistor (I2C address = 0Eh) Field Descriptions**

8.6.6.1.2 IIN_DPM Register With 10-mΩ Sense Resistor (I2C address = 25/24h) [reset = 0h]

IIN_DPM register reflects the actual input current limit programmed in the register, either from host or from ICO.

After ICO, the current limit used by DPM regulation may differ from the IIN_HOST register settings. The actual DPM limit is reported in REG0x25/24(). The register offset is 50 mA. With code 0, the input current limit readback is 50 mA.

图 **36. IIN_DPM Register With 10-mΩ Sense Resistor (I2C address = 25/24h) [reset = 0h]**

Reserved	DPM, bit 6	DPM, bit 5	DPM, bit 4	DPM, bit 3	Input Current in Input Current in Input Current in Input Current in Input Current in DPM, bit 2	DPM, bit 1	Input Current in Input Current in DPM, bit 0
Reserved							

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **31. IIN_DPM Register With 10-mΩ Sense Resistor (I2C address = 25h) Field Descriptions**

bq25703A ZHCSGD8A –MAY 2017–REVISED MAY 2018 **www.ti.com.cn**

8.6.6.1.3 InputVoltage Register (I2C address = 0B/0Ah) [reset = VBUS-1.28V]

To set the input voltage limit, write a 16-bit InputVoltage register command (REG0x0B/0A()) using the data format listed in $\frac{1}{3}$ [33](#page-59-0) and $\frac{1}{3}$ [34](#page-59-1).

If the input voltage drops more than the InputVoltage register allows, the device enters DPM and reduces the charge current. The default offset voltage is 1.28 V below the no-load VBUS voltage. The DC offset is 3.2 V (0000000) .

图 **37. InputVoltage Register (I2C address = 0B/0Ah) [reset = VBUS-1.28V]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **33. InputVoltage Register (I2C address = 0Bh) Field Descriptions**

表 **34. InputVoltage Register (I2C address = 0Ah) Field Descriptions**

8.6.7 OTGVoltage Register (I2C address = 07/06h) [reset = 0h]

To set the OTG output voltage limit, write to REG0x07/06() using the data format listed in $\frac{1}{36}$ [35](#page-60-0) and $\frac{1}{36}$ [36.](#page-60-1) The DC offset is 4.48 V (0000000).

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **35. OTGVoltage Register (I2C address = 07h) Field Descriptions**

表 **36. OTGVoltage Register (I2C address = 06h) Field Descriptions**

EXAS **STRUMENTS**

8.6.8 OTGCurrent Register (I2C address = 09/08h) [reset = 0h]

To set the OTG output current limit, write to REG0x09/08() using the data format listed in $\frac{1}{36}$ [37](#page-61-0) and $\frac{1}{36}$ [38.](#page-61-1)

图 **39. OTGCurrent Register (I2C address = 09/08h) [reset = 0h]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **37. OTGCurrent Register (I2C address = 09h) Field Descriptions**

表 **38. OTGCurrent Register (I2C address = 08h) Field Descriptions**

8.6.9 ADCVBUS/PSYS Register (I2C address = 27/26h)

- PSYS: Full range: 3.06 V, LSB: 12 mV
- VBUS: Full range: 3200 mV to 19520 mV, LSB: 64 mV

图 **40. ADCVBUS/PSYS Register (I2C address = 27/26h)**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **39. ADCVBUS/PSYS Register (I2C address = 27h) Field Descriptions**

8.6.10 ADCIBAT Register (I2C address = 29/28h)

- ICHG: Full range: 8.128 A, LSB: 64 mA
- IDCHG: Full range: 32.512 A, LSB: 256 mA

图 **41. ADCIBAT Register (I2C address = 29/28h)**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **41. ADCIBAT Register (I2C address = 29h) Field Descriptions**

8.6.11 ADCIINCMPIN Register (I2C address = 2B/2Ah)

- IIN: Full range: 12.75 A, LSB: 50 mA
- CMPIN: Full range: 3.06 V, LSB: 12 mV

图 **42. ADCIINCMPIN Register (I2C address = 2B/2Ah)**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **43. ADCIINCMPIN Register (I2C address = 2Bh) Field Descriptions**

8.6.12 ADCVSYSVBAT Register (I2C address = 2D/2Ch)

- VSYS: Full range: 2.88 V to 19.2 V, LSB: 64 mV
- VBAT: Full range: 2.88 V to 19.2 V, LSB: 64 mV

图 **43. ADCVSYSVBAT Register (I2C address = 2D/2Ch) (reset =)**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **45. ADCVSYSVBAT Register (I2C address = 2Dh) Field Descriptions**

8.6.13 ID Registers

8.6.13.1 ManufactureID Register (I2C address = 2Eh) [reset = 0040h]

图 **44. ManufactureID Register (I2C address = 2Eh) [reset = 0040h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **47. ManufactureID Register Field Descriptions**

8.6.13.2 Device ID (DeviceAddress) Register (I2C address = 2Fh) [reset = 0h]

图 **45. Device ID (DeviceAddress) Register (I2C address = 2Fh) [reset = 0h]**

LEGEND: $R/W = Read/Write$; $R = Read$ only; -n = value after reset

表 **48. Device ID (DeviceAddress) Register Field Descriptions**

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The bq2570xEVM-732 evaluation module (EVM) is a complete charger module for evaluating the bq25703A. The application curves were taken using the bq2570xEVM-732. Refer to the EVM user's guide [\(SLUUBG6\)](http://www.ti.com/cn/lit/pdf/SLUUBG6) for EVM information.

9.2 Typical Application

图 **46. Application Diagram**

9.2.1 Design Requirements

(1) Refer to adapter specification for settings for Input Voltage and Input Current Limit.

(2) Refer to battery specification for settings.

Typical Application (接下页**)**

9.2.2 Detailed Design Procedure

The parameters are configurable using the evaluation software. The simplified application circuit (see \otimes [46,](#page-67-0) as the application diagram) shows the minimum component requirements. Inductor, capacitor, and MOSFET selection are explained in the rest of this section. Refer to the EVM user's guide [\(SLUUBG6\)](http://www.ti.com/cn/lit/pdf/SLUUBG6) for the complete application schematic.

9.2.2.1 ACP-ACN Input Filter

The bq25703A has average current mode control. The input current sensing through ACP/ACN is critical to recover inductor current ripple. Parasitic inductance on board will generate high frequency ringing on ACP-ACN which overwhelms converter sensed inductor current information, so it is difficult to manage parasitic inductance created based on different PCB layout. Bigger parasitic inductance will generate bigger sense current ringing which will cause the average current control loop to go into oscillation.

For real system board condition, we suggest to use below circuit design to get best result and filter noise induced from different PCB parasitic factor. With time constant of filter from 47 nsec to 200 nsec, the filtering on ringing is effective and in the meantime, the delay of on the sensed signal is small and therefore poses no concern for average current mode control.

Copyright © 2017, Texas Instruments Incorporated

图 **47. ACN-ACP Input Filter**

9.2.2.2 Inductor Selection

The bq25703A has two selectable fixed switching frequency. Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the charging current (I_{CHG}) plus half the ripple current (I_{RIPPLE}) :

$$
I_{\text{SAT}} \geq I_{\text{CHG}} + (1/2) I_{\text{RIPPLE}}
$$

(3)

The inductor ripple current in buck operation depends on input voltage (V_{IN}), duty cycle (D_{BUCK} = V_{OUT}/V_{IN}), switching frequency (f_S) and inductance (L) :

$$
I_{RIPPLE_BICK} = \frac{V_{IN} \times D \times (1 - D)}{f_S \times L}
$$

 $D_{\text{BOOST}} = 1 - (V_{\text{IN}}/V_{\text{BAT}})$ and the ripple current is:

 $I_{RIPPLE-BOOST} = (VIN \times D_{BOOST}) / (f_S \times L)$

The maximum inductor ripple current happens with $D = 0.5$ or close to 0.5. For example, the battery charging voltage range is from 9 V to 12.6 V for 3-cell battery pack. For 20-V adapter voltage, 10-V battery voltage gives the maximum inductor ripple current. Another example is 4-cell battery, the battery voltage range is from 12 V to 16.8 V, and 12-V battery voltage gives the maximum inductor ripple current.

Usually inductor ripple is designed in the range of (20 – 40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

9.2.2.3 Input Capacitor

Bulk input capacitors should be locate in front of input current sensing resistor. Do not recommend to put bulk input capacitors between input sensing resistor and switching MOSFET. Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5 in buck mode. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by Δ [式](#page-69-0) 5:

$$
I_{\text{CIN}} = I_{\text{CHG}} \times \sqrt{D \times (1 - D)}
$$

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high side MOSFET and source of the low side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. 25 V rating or higher capacitor is preferred for 19 V - 20 V input voltage. Minimum 10-µF effective capacitance (7 pcs of 10-µF 0805 size capacitor) is suggested for 45 W-65 W adapter.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the input capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high input voltages and small capacitor packages. See the manufacturer's datasheet about the performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required value at the operating point.

9.2.2.4 Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. In buck mode the output capacitor RMS current is given:

To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed between 10 kHz and 20 kHz. The preferred ceramic capacitor is 25-V X7R or X5R for output capacitor. Minimum 10-µF effective capacitance (7 pcs of 10-µF 0805 size capacitor) is suggested to be placed by the inductor, and 50-µF effective distributed capacitance on Vsys output. Place the capacitors after Q4 drain. Place minimum 10 µF after the charge current sense resistor for best stability.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high output voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required value at the operating point.

9.2.2.5 Power MOSFETs Selection

Four external N-channel MOSFETs are used for a synchronous switching battery charger. The gate drivers are internally integrated into the IC with 6 V of gate drive voltage. 30 V or higher voltage rating MOSFETs are preferred for 19 V - 20 V input voltage.

Figure-of-merit (FOM) is usually used for selecting proper MOSFET based on a tradeoff between the conduction loss and switching loss. For the top side MOSFET, FOM is defined as the product of a MOSFET's on-resistance, $R_{DS(ON)}$, and the gate-to-drain charge, Q_{GD} . For the bottom side MOSFET, FOM is defined as the product of the MOSFET's on-resistance, $R_{DS(ON)}$, and the total gate charge, Q_G .

 $FOM_{\text{too}} = R_{DS(\text{on})} \times Q_{GD}$; $FOM_{\text{bottom}} = R_{DS(\text{on})} \times Q_G$ (6)

(5)

The lower the FOM value, the lower the total power loss. Usually lower $R_{DS(ON)}$ has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. It is a function of duty cycle $(D=V_{\text{OUT}}/V_{\text{IN}})$, charging current (I_{CHG}), MOSFET's on-resistance ($R_{\text{DS(ON)}}$), input voltage (V_{IN}), switching frequency (f_S) , turn on time (t_{on}) and turn off time (t_{off}) :

$$
P_{\text{top}} = D \times I_{\text{CHG}}^2 \times R_{\text{DS(on)}} + \frac{1}{2} \times V_{\text{IN}} \times I_{\text{CHG}} \times (t_{\text{on}} + t_{\text{off}}) \times f_{\text{s}}
$$
\n(7)

The first item represents the conduction loss. Usually MOSFET $R_{DS(ON)}$ increases by 50% with 100°C junction temperature rise. The second term represents the switching loss. The MOSFET turn-on and turn-off times are given by:

$$
t_{on} = \frac{Q_{SW}}{I_{on}}, \quad t_{off} = \frac{Q_{SW}}{I_{off}}
$$
 (8)

where Q_{sw} is the switching charge, I_{on} is the turn-on gate driving current and I_{off} is the turn-off gate driving current. If the switching charge is not given in MOSFET datasheet, it can be estimated by gate-to-drain charge (Q_{GD}) and gate-to-source charge (Q_{GS}) :

$$
Q_{SW} = Q_{GD} + \frac{1}{2} \times Q_{GS}
$$
 (9)

Gate driving current can be estimated by REGN voltage (V_{REGN}), MOSFET plateau voltage (V_{plt}), total turn-on gate resistance (R_{on}) and turn-off gate resistance (R_{off}) of the gate driver:

$$
Q_{SW} = Q_{GD} + \frac{1}{2} \times Q_{GS}
$$
\n
$$
P_{GNN} = Q_{GD} + \frac{1}{2} \times Q_{GS}
$$
\n
$$
P_{GNN} = \frac{Q_{GD}}{R_{on}} + \frac{1}{2} \times Q_{GS}
$$
\n
$$
Q_{SNN} = \frac{Q_{GD}}{R_{on}} + \frac{1}{2} \times Q_{GS}
$$
\n
$$
Q_{SNN} = \frac{Q_{GNN}}{R_{on}} + \frac{1}{2} \times \frac{Q_{GS}}{R_{off}}
$$
\n
$$
Q_{SNN} = \frac{Q_{GNN}}{R_{on}} + \frac{1}{2} \times \frac{Q_{GS}}{R_{off}}
$$
\n
$$
Q_{SNN} = \frac{Q_{GNN}}{R_{off}}
$$
\n
$$
Q_{SNN} = \frac
$$

The conduction loss of the bottom-side MOSFET is calculated with the following equation when it operates in synchronous continuous conduction mode:

$$
P_{bottom} = (1 - D) \times I_{CHG}^2 \times R_{DS(on)}
$$
 (11)

When charger operates in non-synchronous mode, the bottom-side MOSFET is off. As a result all the freewheeling current goes through the body-diode of the bottom-side MOSFET. The body diode power loss depends on its forward voltage drop (V_F) , non-synchronous mode charging current (I_{NONSYNC}), and duty cycle (D).

$$
P_D = V_F \times I_{NONSYNC} \times (1 - D) \tag{12}
$$

The maximum charging current in non-synchronous mode can be up to 0.25 A for a 10-mΩ charging current sensing resistor or 0.5 A if battery voltage is below 2.5 V. The minimum duty cycle happens at lowest battery voltage. Choose the bottom-side MOSFET with either an internal Schottky or body diode capable of carrying the maximum non-synchronous mode charging current.

9.2.3 Application Curves

bq25703A

ZHCSGD8A –MAY 2017–REVISED MAY 2018 **www.ti.com.cn**

bq25703A ZHCSGD8A –MAY 2017–REVISED MAY 2018 **www.ti.com.cn**

10 Power Supply Recommendations

The valid adapter range is from 3.5 V (V_{VBUS_CONVEN}) to 24 V (ACOV) with at least 500-mA current rating. When CHRG_OK goes HIGH, the system is powered from adapter through the charger. When adapter is removed, the system is connected to battery through BATFET. Typically the battery depletion threshold should be greater than the minimum system voltage so that the battery capacity can be fully utilized for maximum battery life.

11 Layout

11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see *Layout [Example](#page-75-0)* section) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

- 1. Place the input capacitor as close as possible to the supply of the switching MOSFET and ground connections. Use a short copper trace connection. These parts must be placed on the same layer of PCB using vias to make this connection.
- 2. The device must be placed close to the gate pins of the switching MOSFET. Keep the gate drive signal traces short for a clean MOSFET drive. The device can be placed on the other side of the PCB of switching MOSFETs.
- 3. Place an inductor input pin as close as possible to the output pin of the switching MOSFET. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 4. The charging current sensing resistor should be placed right next to the inductor output. Route the sense leads connected across the sensing resistor back to the device in same layer, close to each other (minimize loop area) and do not route the sense leads through a high-current path (see \mathbb{R} [66](#page-76-0) for Kelvin connection for best current accuracy). Place a decoupling capacitor on these traces next to the device.
- 5. Place an output capacitor next to the sensing resistor output and ground.
- 6. Output capacitor ground connections must be tied to the same copper that connects to the input capacitor ground before connecting to system ground.
- 7. Use a single ground connection to tie the charger power ground to the charger analog ground. Just beneath the device, use analog ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling.
- 8. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using power pad as the single ground connection point. Or using a 0-Ω resistor to tie analog ground to power ground (power pad should tie to analog ground in this case if possible).
- 9. Decoupling capacitors must be placed next to the device pins. Make trace connection as short as possible.
- 10. It is critical that the exposed power pad on the backside of the device package be soldered to the PCB ground.
- 11. The via size and number should be enough for a given current path. See the EVM design ([SLUUBG6\)](http://www.ti.com/cn/lit/pdf/SLUUBG6) for the recommended component placement with trace and via locations. For WQFN information, see [SLUA271.](http://www.ti.com/cn/lit/pdf/SLUA271)

11.2 Layout Example

11.2.1 Layout Consideration of Current Path

图 **65. High Frequency Current Path**

Layout Example (接下页**)**

11.2.2 Layout Consideration of Short Circuit Protection

bq25703A ZHCSGD8A –MAY 2017–REVISED MAY 2018 **www.ti.com.cn**

Texas Instruments

12 器件和文档支持

12.1 器件支持

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类 产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.2 文档支持

12.2.1 相关文档

请参阅如下相关文档:

- 半导体和集成电路封装热指标 应用报告 [SPRA953](http://www.ti.com/cn/lit/pdf/SPRA953)
- *bq2570x* 评估模块 用户指南[SLUUBG6](http://www.ti.com/cn/lit/pdf/SLUUBG6)
- *QFN/SON PCB* 连接 应用报告 [SLUA271](http://www.ti.com/cn/lit/pdf/SLUA271)

12.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 [《使用条款》。](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™ [在线社区](http://e2e.ti.com) *TI* 的工程师对工程师 *(E2E)* 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

[设计支持](http://support.ti.com/) *TI* 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.5 商标

 \blacktriangle

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.6 静电放电警告

这些装置包含有限的内置 ESD 保护。存储或装卸时, 应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损 你人伤。

12.7 术语表

[SLYZ022](http://www.ti.com/cn/lit/pdf/SLYZ022) — *TI* 术语表。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

13.1 Package Option Addendum

13.1.1 Packaging Information

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (4) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

13.1.2 Tape and Reel Information

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

MECHANICAL DATA

-
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

THERMAL PAD MECHANICAL DATA

LAND PATTERN DATA

- All linear dimensions are in millimeters. A.
B.
	-
	- This drawing is subject to change without notice.
Publication IPC-7351 is recommended for alternate designs. С.
	- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack D. Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
	- for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
	- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资 源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示 担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任: (1) 针对您的应用选择合适的TI 产品;(2) 设计、 验证并测试您的应用;(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI 对您使用 所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等, TI对此概不负责, 并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 [\(http://www.ti.com.cn/zh-cn/legal/termsofsale.html](http://www.ti.com.cn/zh-cn/legal/termsofsale.html)) 以及[ti.com.cn](http://www.ti.com.cn)上或随附TI产品提供的其他可适用条款的约 束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

> 邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼, 邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices mav have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

www.ti.com 1-Jun-2018

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

MECHANICAL DATA

- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

RSN (S-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

RSN (S-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

NOTES: All linear dimensions are in millimeters. A.

- **B.** This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs. C.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资 源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示 担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任:(1) 针对您的应用选择合适的TI 产品;(2) 设计、 验证并测试您的应用;(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI 对您使用 所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 [\(http://www.ti.com.cn/zh-cn/legal/termsofsale.html](http://www.ti.com.cn/zh-cn/legal/termsofsale.html)) 以及[ti.com.cn](http://www.ti.com.cn)上或随附TI产品提供的其他可适用条款的约 束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

> 邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼, 邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司