

bq77905 20S Cell Stacking Configuration

Taylor Vogt

BMS: Monitoring and Protection

ABSTRACT

The bq77905 is a 3–5S *Low Power Protector* with easy stacking capabilities for higher than 5S cell battery packs. This document provides an example for setting up a stacking configuration with the bq77905 and exhibits detailed analysis of the stacking functionality.

Contents

1
2
5
. 10
. 11
•

List of Figures

1	Block Diagram	2
2	UV Detection	. 3
3	UV Recovery	. 3
4	OV Detection	4
5	OV Recovery	4
6	Loading for Stacked Devices	5
7	Example CTRx pin Characteristic	. 6
8	Load Matching Resistors	. 7
9	FET Drive Voltage With Cell Variation	. 9
10	Measurement Loading Example on CTRC	11
11	Schematic	12
_		

Trademarks

All trademarks are the property of their respective owners.

1 Configuration

The following stacking configuration represents a battery pack protection system for a 20S cell pack. Therefore, the setup requires four stacked bq77905 devices supporting 5 cells each. Each device is numbered and labeled as a device under test (DUT) in the high-level block diagram illustrated in Figure 1.

NOTE: For other configurations where one or more devices on the stack supports a lower cell count (for example, 3 or 4) than the rest of the stacked devices, TI recommends using the uppermost device on the stack to support the highest cell count. For example, if the user wants to protect a 9S cell pack, DUT#2 shown in Figure 1 supports 5 cells while DUT#1 would support 4 cells. In that case, DUT#2 supports more cells because it is the higher and uppermost device on the stack. Furthermore, If the user wants to protect a 17S cell pack, DUT#4 would support 5 cells while DUT#1–3 would support 4. When possible, configure each DUT to support the same number of cells.





Figure 1. Block Diagram

1.1 General Setup Instructions

The following instructions are useful when constructing any stacking configuration with the bq77905. The instructions refer to DUTs #1–4 shown in Figure 1 representing the devices labeled U1–U4, respectively, in the detailed schematic in Figure 11. Many of the steps refer to pin connections that can best be understood by observing the schematic. Further information on the setup of Stacking Implementations can be found on the bq77904 / bq77905: 3-5S Low Power Protector data sheet (SLUSCM3).

- 1. For the bottom device (DUT#1 or U1), use the CHG pin to drive the CHG FET, and leave the CHGU pin unconnected.
- For the upper devices (all except DUT#1 or U1), connect the CHGU pin to the CTRC pin of the immediately lower device with a R_{CTRC} and leave the CHG pin unconnected.
- Connect the DSG pins of the upper devices with a R_{CTRD} to the CTRD pin of the immediate lower devices.
- 4. Ensure that the SRP and SRN pins of the upper devices are connected to its corresponding AVSS pin. Each device should have its own separate plane for referencing the AVSS/DVSS pin or any other pins.
- Ensure that the CCFG pin for each device is connected appropriately (5 cells = floating, 4 cells = AVDD, 3 cells = AVSS)
- 6. Ground the CTRC and CTRD pins of the upper-most device (in this case DUT#4 or U4) to its corresponding reference plane.
- 7. If load removal is not used for UV recovery, connect the LD pin of the upper devices to its corresponding reference plane. Otherwise, refer to the data sheet link (SLUSCM3).

2 Functionality

The following sections describe a fault detected by a DUT and displays the results in several images. Each device in the stack is functional in protecting OV, UV, OTC, OTD, UTC, and UTD faults, but the following results display protection of cell 17 on the upper-most device (DUT#4). This is so the data can focus on FET switching time in response to a fault on the top of the stack. Typically this was recorded within a few ms of the response time of faults on the bottom device, so the bq77905 functions efficiently across a stack.



2.1 Undervoltage (UV)

The UV fault test focuses on the DSG turn-off time as cell 17 is monitored below the desired threshold. In Figure 2, it is clear that DSG will fall and stay low while any cell has a UV fault detected. When examining the delay of DSG rise/fall by measuring the delta between the UV fault threshold (red arrows in Figure 2 and Figure 3) and DSG rise/fall, both figures display a similar response time of close to 1s due to the large R_{GS} . This is expected for the bq77905 and will need to be accounted for appropriately in any system.



Figure 3. UV Recovery

Functionality



Functionality

2.2 Overvoltage (OV)

The OV fault test is almost identical to the UV fault test, but instead focuses on the CHG turn-off time as a cell is monitored above the desired threshold. As shown in Figure 4, the CHG pin falls due to the OV fault (threshold designated by red arrows in Figure 4 and Figure 5) after a delay of approximately 400–600 ms.



Figure 4. OV Detection



Figure 5. OV Recovery



3 Load Current

In the data sheet stacking schematics and Figure 11, the bottom device has the load of the FET gatesource resistors while the upper devices have only the load from the R_{CTRD} and R_{CTRC} resistors. Since the load is needed for the FETs, add load to the upper devices to more closely match the load between the devices. Adding the load on the CHG or CHGU and DSG output allows the load to match the mode of the battery rather than simply adding a load to the cells. Figure 6 shows currents into the FETs and stacking interface pins.



Figure 6. Loading for Stacked Devices

Since the R_{DSG} and R_{CHG} are small with respect to the gate resistors, these can usually be neglected when estimating current and are omitted from the following equations. The currents for the DSG and CHG FET drive:

5

Load Current

Texas Instruments

www.ti.com

Load Current

$$I_{DSG1} = \frac{V_{(FETON)}}{R_{DGS}}$$

$$I_{CHG1} = \frac{\left(V_{(FETON)} - V_{D2}\right)}{R_{CGS}}$$
(1)
(2)

The CTRC and CTRD pins have an internal resistance which will limit the current into the clamp at the maximum pin voltage. The clamp voltage is shown at a specific test current in the data sheet, $V_{CTR(MAXV)}$. The internal resistance $R_{CD} = R_{CC}$ or R_{Cx} has a nominal value of 440 k Ω but may vary significantly and is not a characterized value in the data sheet. The CTRC and CTRD characteristic for an example device is shown in Figure 7.



Figure 7. Example CTRx pin Characteristic

At low currents the data sheet test conditions may be a good representation of the control input operating point and the equation for the input current is:

$$CTR_{X} = \frac{\left(V_{(FETON)} - V_{CTR(MAXV)}\right)}{R_{CTR_{X}}}$$
(3)

Using typical values in the data sheet and 10 M Ω for R_{CTRx}, I_{CTRx} would be 800 nA, near the 600 nA data sheet test current.

One method to match the load of the FETs would be to adjust R_{CTRx} . However, at much higher currents it is better to consider the internal resistance and an internal clamp value V_c in an equation for I_{CTRx} :

$$l_{CTRx} = \frac{\left(V_{(FETON)} - V_{C}\right)}{\left(R_{Cx} + R_{CTRx}\right)}$$
(4)

As R_{CTRx} is decreased to increase the current, the current becomes more sensitive to the internal R_{Cx} resistance variation. A designer may want to avoid using the R_{CTRx} resistor to match the current of the FET unless the R_{xGS} resistance were very large.

A better method to match the FET load current on the upper device would be to add resistors from the upper device FET outputs to the VSS reference, R_{DLD} and R_{CLD} as shown in Figure 8.



Load Current



Figure 8. Load Matching Resistors

The currents in these load matching resistances are added to the stacking interface currents to match the FET drive currents of the lower device:

$$lDLD + lCTRD = lDSG1$$

$$lCLD + lCTRC = lCHG1$$
(5)
(6)

These R_{xLD} load resistances receive the full $V_{(FETON)}$ voltage and are unaffected by the clamp voltage for a predictable load current.

$$R_{xLD} = \frac{V_{(FETON)}}{k_{LD}}$$
(7)



Load Current

Since I_{CTRx} provides some load, R_{DLD} and R_{CLD} will be larger than the R_{xGS} resistance of the lower device. The designer would solve for the equations and select a suitable load resistance from available values. Example calculations in Table 1 and Table 2 show that load matching resistors can improve the capacity mismatch caused by the FET load.

Parameter	Source	Value
V _(FETON)	Data sheet	12 V
R _{DGS}	Figure 11 R47	1 MΩ
I _{DSG1}	Equation 1	12 µA
V _{CTR(MAXV)}	Data sheet	4 V
R _{CTRD}	Figure 11 R32	10 MΩ
I _{CTRD}	Equation 3	0.8 µA
I _{DLD} desired	Equation 5	11.2 µA
Capacity difference without matching load	Load mismatch current × 24 hours per day × 365 days per year	98 mAH per year
R _{DLD} desired	Equation 7	1.07 MΩ
R _{DLD} selected	Standard 5% value	1.1 MΩ
Nominal current error	12 × (1 / 1.07 – 1 / 1.1)	0.305 µA
Capacity difference with 5% matching load resistor value	Load mismatch current × 24 hours per day × 365 days per year	2.68 mAH per year

Table 1. Example DSG Load Calculations

Table 2. Example CHG Load Calculations

Parameter	Source	Value
V _(FETON)	Data sheet	12 V
V _{D2}	Estimate from data sheet	0.4 V
R _{cgs}	Figure 11 R48	3.3 MΩ
I _{CHG1}	Equation 2	3.52 µA
V _{CTR(MAXV)}	Data sheet	4 V
R _{CTRC}	Figure 11 R33	10 MΩ
	Equation 3	0.8 µA
I _{CLD} desired	Equation 6	2.72 µA
Capacity difference without matching load	Load mismatch current × 24 hours per day × 365 days per year	24 mAH per year
R _{CLD} desired	Equation 7	4.41 MΩ
R _{CLD} selected	Standard 5% value	4.3 MΩ
Nominal current error	12 × (1 / 4.41 – 1 / 4.3)	–70.7 nA
Capacity difference with 5% matching load resistor value	Load mismatch current x 24 hours per day x 365 days per year	–0.62 mAH per year

The previous calculations assume the V_(FETON) voltage is in regulation as would be the case with 5 cell stacks and high voltage cells. With lower cell counts and voltages, the FET drive voltage will drop out of regulation as shown in Figure 9. When each device supports the same number of cells, the voltages should match and not be a concern. When the devices have different numbers of cells, use the V_(FETON) from the normal system condition in calculations to equalize currents.





Figure 9. FET Drive Voltage With Cell Variation



4 Troubleshooting FAQ

Q: What is the limit to how many devices you can stack?

A: The bq77905 has no technical limitation on the number of devices in a stack. However, keep in mind that the larger the stack becomes, the greater the noise impact on the CTRC/D signal strength and the greater the total delay time from the top to bottom of the stack. This delay time is not an increase in the individual DUT protections, but it is a minimal increase due to logic propagation across each device in the stack. Typically, this is only 1–10 ms per device added to the stack, so it must be decided if this is a small enough margin for the application.

Q: What will happen if I make a lower device support more cells than an upper device (for example, if you made DUT#1 support 5 cells and DUT#4 support 3 cells)?

A: The system should function appropriately, but this is not recommended as doing so could impact CTRC/D signal strength across the stack. However, the tradeoff would be lower gate voltage on the FETs, so determine if one option is better than the other.

Q: What changes need to be made for a DUT to support only 3 or 4 cells?

A: As mentioned in Section 1.1 and in the data sheet, the CCFG pin must be configured appropriately, and the unused cells must always be chosen as the upper-most cells and shorted to the immediate lower cell (for example, in an 8S cell stack configuration, C4 could be shorted to C3 for 4 cells in DUT#1).

Q: How do I implement Load Detect for UV Fault Recovery on upper devices?

A: As shown in Figure 11, connect the LD pins of all devices to PACK– through a R_{LD} (R8, R18, R28, R44) equal to 300 k Ω and a blocking diode. Also, the R_{GS_CHG} (R48) should be increased from the typical 1 M Ω to 3.3 M Ω . Refer to the data sheet (SLUSCM3) for further detail and explanations.

Q: How would I decrease the CHG FET turn off time without affecting the UV Load Detect?

A: Instead of decreasing the value of the R_{GS_CHG} (R48), it is more effective to implement a CHG FET turn off speed circuit. Further detail is explained in Section 3 of the bq77905 Using Multiple FETs (SLUA773) Application Note.

Q: With a small battery the cells on the bottom device have a lower voltage than the cells of an upper device. Why is this and how can it be avoided?

A: The bottom device has a greater load than the upper device due to the FET drive load of the gatesource resistors (Figure 11) R47 and R48 being smaller than the stacking interface load on the upper device, RCTR resistors R32 and R33 for example. See Section 3.

Q: The FETs turn on, but the voltage measured at CTRC or CTRD indicates the FETs should be off. Why is this?

A: The CTRC and CTRD nodes have a high impedance source. When a meter is attached such as in Figure 10 the meter becomes part of the circuit forming a voltage divider and alters the voltage at CTRx. If the gate voltage is measured at the same time the FETs may be observed to turn off. Measuring CTRx with respect to VDD will reduce the influence of the meter. If the meter input can be set to high impedance, a better measurement will be obtained, but loading will still occur.



References



Copyright © 2017, Texas Instruments Incorporated

Figure 10. Measurement Loading Example on CTRC

5 References

For additional information, refer to the following documents available at www.ti.com:

- bq77904 / bq77905: 3-5S Low Power Protector data sheet (SLUSCM3)
- bq77905 EVM User's Guide (SLVUAN2)
- bq77905 Using Multiple FETs (SLUA773)
- bq77905 Separate Current Paths (SLUA772)







Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Original (July 2016) to A Revision Pa		
•	Added Load Current section.	. 5	
•	Added FAQ about lower voltage in the lower device	10	
•	Added FAQ on CTRx measurement with image	10	

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/stdterms.htm), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated