











TPS62840

ZHCSJW0B - JUNE 2019 - REVISED AUGUST 2019

TPS62840 1.8V 至 6.5V、750mA、60nA Io 降压转换器

3 说明

1 特性

- 60nA 工作静态电流
- 具有 150nA Io 的 100% 占空比模式
- 输入电压范围 V_{IN}: 1.8V 至 6.5V
- 高达 750mA 的输出电流
- 射频友好型 DCS-Control™
- 1μA I_{OUT} (3.6V_{IN} 至 1.8V_{OUT}) 时的效率为 80%
- 通过 VSET 引脚提供 16 种可选输出电压
- 自动转换 PFM/PWM 或强制 PWM 模式
- 可选的强制 PWM 和 STOP 模式
- 输出放电功能
- 20nA 关断电流
- SON-8、WCSP-6 和 HVSSOP-8 封装

2 应用

- 智能仪表、智能恒温器
- 跟踪设备
- 可穿戴电子产品
- 医疗传感器贴片和患者监护仪
- 工业物联网(智能传感器)
- 测试和测量

TPS62840 是一款高效率降压转换器,具有典型值为60nA 的超低工作静态电流。此器件具有一个特殊电路,可以在100% 模式下实现仅150nA 的 I_Q,因此能够在放电末期进一步延长电池寿命。

此器件采用 DCS-Control 技术,可以为无线电提供干净的电源,并以 1.8MHz 的典型开关频率运行。在省电模式下,此器件可以将轻负载效率向下扩展至 1μA 负载电流甚至更低。


可以将一个电阻器连接到 VSET 引脚以选择 16 种预定 义的输出电压,因此这款器件可以灵活地用于各种 应 用 并最大限度地减少了外部组件的数量。


器件信息的

器件型号	封装	封装尺寸 (标称值)
	8 引脚 DLC (SON)	1.5mm x 2mm
TPS6284x	6 引脚 YBG (WCSP)	0.97mm x 1.47mm
	8 引脚 DGR (HVSSOP)	3mm x 5mm


(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

典型应用





效率与负载电流 (Vout = 1.8V)



A



$\overline{}$	\rightarrow
—	
_	` N .

	d+ td		O.O. Fastons Description	
1	特性 1		9.3 Feature Description	
2	应用 1		9.4 Device Functional Modes	18
3	说明 1	10	Application and Implementation	20
4	修订历史记录 2		10.1 Application Information	20
5	说明(续)3		10.2 Typical Application	20
6	Device Comparison Table		10.3 System Example	29
7	Pin Configuration and Functions	11	Power Supply Recommendations	31
, 8	Specifications	12	Layout	31
0	•		12.1 Layout Guidelines	31
	8.1 Absolute Maximum Ratings 6		12.2 Layout Example	
	8.2 ESD Ratings 7	13	器件和文档支持	
	8.3 Recommended Operating Conditions	13		
	8.4 Thermal Information7			
	8.5 Electrical Characteristics8		13.2 社区资源	32
	8.6 Typical Characteristics 10		13.3 商标	32
9			13.4 静电放电警告	32
9	Detailed Description		13.5 Glossary	32
	9.1 Overview	14	机械、封装和可订购信息	
	9.2 Functional Block Diagram 14		ARMA TAKARA NAMARA	02

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision A (July 2019) to Revision B

Page



5 说明(续)

此器件的 STOP 引脚可立即消除所有的开关噪声,从而在测试和测量系统中执行无噪声测量。

TPS6284x 提供了高达 750mA 的输出电流。此器件的输入电压为 1.8V 至 6.5V,支持多种电源,例如 2S 至 4S 碱性电池或者 1S 至 2S 锂二氧化锰 (Li-MnO₂) 或 1S 锂离子/锂亚硫酰氯 (Li-SoCl₂) 电池。




6 Device Comparison Table

ORDERABLE PART NUMBER	OUTPUT VOLTAGE	OUTPUT CURRENT	OUTPUT DISCHARGE	MODE PIN	STOP PIN	PACKAGE	PACKAGE MARKING
TPS62841DLC	0.8 V to 1.55 V	750 mA	yes	yes	yes	SON-8 (DLC)	E9
TPS62841YBG	in 50mV steps	750 IIIA	yes	no	no	WCSP-6 (YBG)	62841
TPS62840DLC	1.8 V to 3.3 V in 100-mV steps	750 m A	yes	yes	yes	SON-8 (DLC)	E5
TPS62840YBG		750 mA	yes	no	no	WCSP-6 (YBG)	62840
TPS62842DGR ⁽¹⁾	1.8 V, 2.0 V, 2.2 V, 2.4 V to 3.6 V in 100-mV steps 3.4-V fixed output voltage	750 mA		V-00	no	HVSSOP-8 (DGR)	62842
TPS62849DLC		750 MA	yes	yes	yes	SON-8 (DLC)	FF

⁽¹⁾ Future device options



7 Pin Configuration and Functions





Pin Functions

PIN					
NAME	DLC (SON-8)	DGR (HVSSOP-8)	YBG (WCSP-6)	I/O	DESCRIPTION
VIN	2	6	B1	PWR	V_{IN} power supply pin. Connect the input capacitor close to this pin for best noise and voltage spike suppression. A 4.7- μ F ceramic capacitor is required.
SW	7	2	B2	PWR	The switch pin is connected to the internal MOSFET switches. Connect the inductor to this terminal.
GND	1	8	A1	PWR	GND supply pin. Connect this pin close to the GND terminal of the input and output capacitors.
VSET	5	4	C2	IN	Connecting a resistor to GND sets the output voltage when the converter is enabled. For TPS62849, connect this pin to GND.
vos	8	1	A2	IN	Output voltage sense pin for the internal feedback divider network and regulation loop. When the converter is disabled this pin discharges V _{OUT} by an internal MOSFET. Connect this pin directly to the output capacitor with a short trace.
EN	4	5	C1	IN	Enable pin. A high level enables the device and a low level turns the device off. The pin features an internal pull-down resistor, which is disabled once the device has started up and the output voltage is regulated. The pull-down resistor is activated again, once a low level has been detected.
STOP	6	n/a	n/a	IN	STOP Switching pin. When this pin is logic high, the converter stops switching in order to provide a quiet supply rail. The output is powered from the charge available in the output capacitor. When this pin is logic low, the device immediately resumes operation. The pin features an internal pull-down resistor, which is disabled once a high level is detected at the input. The pull-down resistor is activated again, once a low level has been detected.
MODE	3	3	n/a	IN	MODE pin. A low level enables Power-Save Mode operation with an automatic transition between PFM and PWM modes. A high level forces the converter to operated in PWM mode. This pin can be toggled during operation. It must be terminated on not be left open.
NC	n/a	7	n/a		This pin is not connected internally. Do not connect this pin.
EP	n/a	9	n/a	PWR	Exposed thermal pad. The PowerPAD must be connected to GND.

8 Specifications

8.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
	VIN	-0.3	7	V
	SW (DC)	-0.3	V _{IN} + 0.3	V
Pin voltage ⁽²⁾	SW (AC), less than 10ns	-2.0	8.5	V
Pin voltage 7	EN, MODE, STOP	-0.3	6.5	V
	VSET	-0.3	$V_{IN} + 0.3 < 3.6$	V
	VOS	-0.3	3.7	V
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltage values are with respect to network ground terminal GND.



8.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. The human body model is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each pin. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{IN}	Supply voltage V _{IN}	1.8		6.5	V
L	Effective inductance	1.51	2.2	2.9	μΗ
C _{OUT}	Effective output capacitance	3	10	40	μF
C _{IN}	Effective input capacitance	1	4.7		μF
C_{VSET}	External parasitic capacitance at VSET pin			100	pF
	Nomial resistance range for external voltage selection resistor (E96 resistor series)	0.909		267	kΩ
R _{SET}	External voltage selection resistor tolerance			1%	
	External voltage selection resistor temperature coefficient			±200	ppm/°C
TJ	Operating junction temperature range	-40		125	°C

8.4 Thermal Information

	THERMAL METRIC	DLC Package	YBG Package	DGR Package	UNIT
	THERMAL METRIC	JEDEC	PCB 51-7	JEDEC PCB 51-5	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	106.2	133.4	63.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	n/a	0.4	53.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	n/a	39.4	37.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.5	0.1	3.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	32.1	39.4	37.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	13.5	°C/W



8.5 Electrical Characteristics

 $V_{IN} = 3.6 \text{ V}, T_J = -40 ^{\circ}\text{C}$ to 125 $^{\circ}\text{C}, \text{STOP} = \text{GND}, \text{MODE} = \text{GND}, \text{typical values are at } T_J = 25 ^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					•	
I _{Q_NO_LOAD}	No load operating input current	$\begin{split} & \text{EN} = \text{V}_{\text{IN}}, \text{I}_{\text{OUT}} = 0 \mu \text{A}, \text{V}_{\text{OUT}} = 1.8 \text{V} \\ & \text{MODE} = \text{GND}, \text{device switching} \end{split}$		60		nA
I _{Q_NO_LOAD}	No load operating input current	$\label{eq:energy} \begin{split} EN &= V_{IN,} \ I_{OUT} = 0 \mu A, \ V_{OUT} = 1.2 V, \ MODE = GND \\ device switching \end{split}$		80		nA
I _{Q_NO_LOAD}	No load operating input current (PWM Mode)	$EN = V_{IN}, \ I_{OUT} = 0 \mu A, \ V_{OUT} = 1.8 V, \ MODE = V_{IN}$ device switching		3		mA
I _{Q_VIN}	Operating quiescent current into pin VIN	EN = V_{IN} , I_{OUT} = 0 μ A, V_{OUT} = 1.55V or V_{OUT} = 1.8V MODE = GND, device not switching, T_J = 25°C (DLC package option)		36	100	nA
l _{Q_vos}	Operating quiescent current into pin VOS	EN = V_{IN} , I_{OUT} = 0 μ A, V_{OUT} = 1.55V or V_{OUT} = 1.8V MODE = GND, device not switching, T_J = 25°C (DLC package option)		56	120	nA
I _{Q_VIN}	Operating quiescent current into pin VIN	EN = V_{IN} , I_{OUT} = 0 μ A, V_{OUT} = 1.55V or V_{OUT} = 1.8V MODE = GND, device not switching, T_J = -40°C to 85°C		36	360	nA
I _{Q_VOS}	Operating quiescent current into pin VOS	EN = V_{IN} , I_{OUT} = 0 μ A, V_{OUT} = 1.55V or V_{OUT} = 1.8V MODE = GND, device not switching, T_J = -40°C to 85°C		56	170	nA
	Operating quiescent current into VOS pin	$\rm EN = V_{\rm IN}, \ V_{\rm OUT} = 3.3V, \ MODE = \rm GND$ device not switching		70		nA
$I_{Q_{VOS}}$		EN = V _{IN} , V _{OUT} < 1.5 V, MODE = GND device not switching		5		nA
		EN, STOP = V_{IN} , $3V < V_{OUT} < 3.3V$, MODE = GND $T_J = -40^{\circ}\text{C}$ to 85°C		5	100	nA
I _{Q_100%_MODE}	Operating quiescent current 100% Mode	$V_{IN} = V_{OUT} = 3.3V$, $T_{J} = -40$ °C to 85°C		120		nA
I _{Q_VIN_STOP}	Operating quiescent current into pin VIN	STOP = High, V _{OUT} = 1.8V, T _J = -40°C to 85°C		70	175	uA
I _{SD}	Shutdown current	EN = GND, shutdown current into V _{IN} VSET = GND, MODE = GND, T _J = -40°C to 85°C		25	300	nA
V _{TH_UVLO+}	Lindon volta go logicout throubold	Rising V _{IN}		1.72	1.8	V
V _{TH_UVLO} _	Undervoltage lockout threshold	Falling V _{IN}		1.45	1.75	V
EN, MODE, ST	OP INPUTS					
V _{IH_TH}	High level input voltage		1.1			V
V_{IL_TH}	Low level input voltage				0.4	V
I _{IN}	Input bias current	$T_J = -40$ °C to 85°C		1	25	nA
R _{PD}	Internal pull-down resistance	EN, STOP inputs	200	450		kΩ




Electrical Characteristics (continued)

 V_{IN} = 3.6 V, T_J = -40°C to 125°C, STOP = GND, MODE = GND, typical values are at T_J = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SWITC	HES					
	High-side MOSFET	V _{IN} = 3.6V, I = 200mA, T _J = -40°C to 85°C		430	600	
	on-resistance (SON, WCSP package)	V_{IN} = 5V, I = 200mA, T_J = -40°C to 85°C		340	465	mΩ
	Low-side MOSFET	V _{IN} = 3.6V, I = 200mA, T _J = -40°C to 85°C		170	240	
	on-resistance (SON, WCSP package)	V _{IN} = 5V, I = 200mA, T _J = -40°C to 85°C		135	180	mΩ
R _{DS(ON)}	High-side MOSFET	V _{IN} = 3.6V, I = 200mA, T _J = -40°C to 85°C		460	630	
	on-resistance (HVSSOP package)	V_{IN} = 5V, I = 200mA, T_J = -40°C to 85°C		370	495	mΩ
	Low-side MOSFET	V _{IN} = 3.6V, I = 200mA, T _J = -40°C to 85°C		200	270	
	on-resistance (HVSSOP package)	V_{IN} = 5V, I = 200mA, T_J = -40°C to 85°C		165	210	mΩ
I _{LIMF_SS}	Soft-start switch current limit	open-loop	0.15	0.225	0.3	Α
l	High-side MOSFET switch current limit	open-loop	1.0	1.2	1.4	Α
I _{LIMF}	Low-side MOSFET switch current limit	open-loop		1.0		Α
I _{LIM_DELAY}	Current limit propagation delay			50		ns
I _{LKG_SW}	Leakage current into SW pin	$V_{SW} = 1.8V$, $T_J = -40^{\circ}C$ to $85^{\circ}C$		10		nA
OUTPUT VOLT	AGE DISCHARGE					
I _{DISCHARGE_} vos	Output discharge current	EN = GND, sink current into VOS pin, over VIN range V_{OUT} = 1.8V, T_J = -40°C to 85°C	16	35	44	mA
THERMAL PRO	TECTION					
т	Thermal shutdown temperature	Rising junction temperature		160		°C
T _{SD}	Thermal shutdown hysteresis			5		°C
OUTPUT						
V _{OUT}	Output voltage accuracy	PWM Mode. $I_{OUT} = 0$ mA, $V_{OUT} > 1.8$ V	-1.5	0	1.5	%
VOUT	Output voltage accuracy	PWM Mode. $I_{OUT} = 0$ mA, $V_{OUT} \le 1.55$ V	-2	0	2	%
V	DC output voltage load regulation	PWM Mode		0		%/mA
V _{OUT}	DC output voltage line regulation	PWM Mode V _{OUT} = 1.8V, I _{OUT} = 200 mA, over VIN range		0		%/V
f _{SW}	Switching frequency	V_{IN} = 3.6V, V_{OUT} = 1.8V, MODE = V_{IN} I_{OUT} = 0mA		1.8		MHz
t _{STARTUP_DELAY}	Regulator start up delay time	V _{IN} = 3.6V, from EN = low to high until device starts switching			200	μs
t _{SS}	Soft-start time	I _{OUT} = 0mA		120		μs
t _{SS_ILIMF}	Reduced current limit soft-start timeout			700	1200	μs


TEXAS INSTRUMENTS

8.6 Typical Characteristics






Typical Characteristics (接下页)





Typical Characteristics (接下页)





9 Detailed Description

9.1 Overview

The TPS6284x is a synchronous step-down converter with ultra-low quiescent current consumption. Using TI's DCS-Control™ topology the device extends the high efficiency operation area down to micro amperes of load current during Power-Save Mode Operation.

DCS-ControlTM (Direct Control with Seamless Transition into Power-Save Mode) is an advanced regulation topology, which combines the advantages of hysteretic and voltage mode controls. Characteristics of DCS-ControlTM are excellent AC load regulation and transient response, low output ripple voltage and a seamless transition between PFM and PWM modes. It includes a AC loop which senses the output voltage (VOS pin) and directly feeds this information into a fast comparator stage.


The device operates with a nominal switching frequency of 1.8MHz. An additional voltage feedback loop is used to achieve accurate DC load regulation. To save extra quiescent current under light load condition (i.e. I_{OUT} in the mA range), the internal error amplifier is powered down with a minimum influence on the DC line and load regulation characteristic. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

In Power-Save Mode, the switching frequency varies linearly with the load current. Since DCS-Control™ supports both operating modes, the transition from PWM to PFM is seamless with minimum output voltage ripple. The TPS6284x offers both, excellent DC voltage and superior load transient regulation, combined with low output voltage ripple thereby minimizing interferences with Radio Frequency circuits.

Depending on the output voltage, the device consumes quiescent current from both the input and output to reduce the overall input current consumption to 60 nA typical.



9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Smart Enable and Shutdown

To avoid a floating input an internal $450k\Omega$ resistor pulls the EN pin to GND. This prevents an uncontrolled start-up of the device in case the EN pin can not be driven low safely. The device is in shutdown mode when the EN input is logic low.

The device turns on with a logic high EN signal. An internal control circuit disconnects the EN pin pull-down resistor once the device has finished soft-start and the output voltage is in regulation. With the EN pin set low, the device enters shutdown mode and the pull-down resistor is activated again.

9.3.2 Soft-start


In order to protect the battery and system from excessive inrush current, the device features a soft-start of the output voltage.

Once the device has been enabled, it initializes and powers up its internal circuits. This occurs during the regulator start-up delay time (t_{STARTUP_DELAY}). Once this delay expires, the device enters soft-start, starts switching and ramps up the output voltage.

The device operates with a reduced switch current limit (I_{LIMF_SS}) throughout the entire soft-start phase (t_{SS}). The switch current limit is increased to its nominal value (I_{LIMF}) once the output voltage has reached its nominal value or the reduced current limit soft-start time (t_{SS_ILIMF}) has expired, whichever occurs first. The soft-start phase (t_{SS}) can last up to approx. 700µs. 2 14 shows the startup procedure.



Feature Description (接下页)



9.3.3 Mode Selection: Power-Save Mode (PFM/PWM) or Forced PWM Operation (FPWM)

Connecting the MODE input to GND enables the automatic PWM and power-save mode operation. The converter operates in PWM mode at moderate to heavy loads and in the PFM mode during light loads, which maintains high efficiency over a wide load current range.

Pulling the MODE pin high forces the converter to operate in PWM mode even at light load currents. That allows lower ripple compared to PFM mode switching. In this mode, the efficiency is lower compared to the power-save mode during light loads. For additional flexibility, it is possible to switch from power-save mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

This Pin is not available in YBG package option where the device automatically transits between power-save and PWM modes.

9.3.4 Output Voltage Selection (VSET)

The output voltage is set with a single external resistor connected between the VSET pin and GND. Once the device has been enabled and the control logic as well as the reference system are powered-up, an R2D (resistor to digital) conversion is started to detect the value of the external R_{SET} resistor. A pre-defined fixed output voltage is set based on the R_{SET} value. The output voltage is preset once during the device startup delay phase.

Once the output voltage is preset, the R2D converter is turned-off to avoid current flowing through the R_{SET}. Care must be taken that no parasitic current and/or capacitance greater than 100pF is present between the VSET and GND pins. This could cause false R_{SET} readings and a faulty output voltage to be set. The R2D converter is designed to operate with resistor values out of E96 series. $\frac{1}{8}$ 1 shows the allowed R_{SET} values.



Feature Description (接下页)

表 1. Output Voltage Setting, R_{SET} Resistor

Output voltage setting V _{OUT} [V]			VSET resistance to GND - E96 values[Ω]			
TPS62841YBG	TPS62840YBG	TDCCCOCACDOD	MINI	NOM	MAY	
TPS62841DLC	TPS62840DLC	TPS62842DGR	MIN	NOM	MAX	
0.8	1.8	1.8	0	GND	0.01k	
0.85	1.9	2.0	0.87k	0.909k	0.95k	
0.9	2.0	2.2	1.67k	1.74k	1.81k	
0.95	2.1	2.4	2.76k	2.87k	2.98k	
1.0	2.2	2.5	4.15k	4.32k	4.49k	
1.05	2.3	2.6	5.80k	6.04k	6.28k	
1.1	2.4	2.7	8.11k	8.45k	8.79k	
1.15	2.5	2.8	11.04k	11.5k	11.96k	
1.2	2.6	2.9	15.17k	15.8k	16.43k	
1.25	2.7	3.0	20.64k	21.5k	22.36k	
1.3	2.8	3.1	27.55k	28.7k	29.85k	
1.35	2.9	3.2	36.77k	38.3k	39.83k	
1.4	3.0	3.3	50.21k	52.3k	54.39k	
1.45	3.1	3.4	68.64k	71.5k	74.36k	
1.5	3.2	3.49	97.92k	102k	106.08k	
1.55	3.3	3.59	256.32k	267k	277.68k	

9.3.5 Undervoltage Lockout UVLO

To avoid mis-operation of the device at low input voltages, an undervoltage lockout (UVLO) comparator monitors the supply voltage. The UVLO comparator shuts down the device at an input below the threshold V_{TH_UVLO-} with falling V_{IN} . The device starts at an input voltage higher than the threshold V_{TH_UVLO+} with rising V_{IN} .

When the device resumes operation from an under voltage lockout condition, it behaves like being enabled. This means the internal control logic is powered up, he external R_{SET} resistor is read out and a soft-start sequence is initiated.

9.3.6 Switch Current Limit / Short Circuit Protection

The TPS6284x integrates a current limit on the high-side as well as on the low-side MOSFETs to protect the device against overload or short circuit conditions. The current in the switches is monitored cycle-by-cycle. If the high-side MOSFET current limit (I_{LIMF}) trips, the high-side element is turned off and the low-side MOSFET is turned on to ramp the inductor current down. Once the inductor current decreases below the low-side current limit (I_{LIMF}), the low-side device is turns off and the high-side MOSFET turns on again.

During soft-start, the current limit is reduced to I_{LIMF_SS} . After soft-start has finished, the current limit value increases to the normal value I_{LIMF}

Due to internal propagation delay, the actual inductor current can exceed the static current limit during that time. The dynamic current limit can be calculated as follows:

$$I_{peak(typ)} = I_{LIMF} + \frac{V_L}{L} \cdot t_{PD} \tag{1}$$

where

 I_{LIMF} is the static current limit, specified in the ,

L is the inductance,

V_L is the voltage across the inductor (V_{IN} - V_{OUT}) and

t_{PD} is the internal propagation delay.



9.3.7 Output Voltage Discharge of the Buck Converter

The purpose of the output discharge function is to ensure a defined ramp-down of the output voltage when the device is disabled.

The internal discharge resistor is connected to the VOS pin. The discharge function is enabled as soon as the device is disabled. It is not active during Thermal Shutdown The minimum supply voltage required to ensure the discharge function is always active is $V_{IN} > V_{TH\ UVLO}$.

9.3.8 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. The device enters thermal shutdown when the junction temperature exceeds the thermal shutdown threshold (T_{SD}) of 160°C (typ.). Both the high-side and low-side power FETs are turned-off. The device continues its operation when the junction temperature falls below typically 155°C again. The converter resumes operation by beginning with a soft-start cycle without reading R_{SET} again. In Power-Save Mode, the thermal shutdown feature is not active during skip pause.



9.3.9 STOP Mode

The TPS6284x includes the STOP input pin, allowing the user to temporarily stop the regulator switching regardless of the mode of operation.

When a logic high level is applied to the STOP pin, the regulator is forced to stop switching after the current switching cycle. The application is powered by the charge available in the output capacitor. No switching noise is generated which could be beneficial in noise sensitive sampled applications.

An MCU controlling this pin needs to take care to turn the device back on before the output voltage reaches a system critical level. Should this not happen, the output voltage will be clamped to about 0.5V below the set output voltage. In STOP mode, the device consumes typically 90µA operating quiescent current from the input supply.

When a logic low level is applied to the STOP pin, the regulator immediately resumes switching operation without a startup delay or soft start. To avoid a floating input an internal $450k\Omega$ resistor pulls the STOP pin to GND. A control circuit disconnects the pull-down resistor at the STOP pin once a high level has been detected (similarly to the EN pin).

9.4 Device Functional Modes

9.4.1 Power-Save Mode Operation

The DCS-Control™ topology supports Power-Save Mode operation. The device operates at light loads in PFM (Pulse Frequency Modulation) mode that generates a single switching pulse to ramp-up the inductor current and recharges the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve lowest operating quiescent current. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current. During the sleep periods, the current consumption is reduced to typically 60nA. This low quiescent current consumption is achieved by an ultra-low power reference, an integrated high impedance feedback divider network and an optimized Power-Save Mode operation. To achieve a stable switching frequency in a steady state condition, the on-time is calculated as in 公式 2.

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 556ns \tag{2}$$

In PFM Mode, the switching frequency varies linearly with the load current. At medium and high load conditions, the device enters automatically PWM (Pulse Width Modulation) mode and operates in continuous conduction mode with a nominal switch frequency (f_{sw}). The switching frequency in PWM mode is controlled and depends on V_{IN} and V_{OUT} . The boundary between PWM and PFM mode is when the inductor current becomes discontinuous. In PFM, the device operates with a fixed on-time and the switching frequency further decreases proportional to the load current. It can be calculated as in $\Delta \vec{x}$ 3

$$f_{PSM} = \frac{2 \cdot I_{OUT}}{T_{ON}^2 \cdot \frac{V_{IN}}{V_{OUT}} \left[\frac{V_{IN} - V_{OUT}}{L} \right]}$$
(3)

If the load current decreases, the converter seamlessly enters PFM mode to maintain high efficiency down to ultra-light loads. Since DCS-Control™ supports both operation modes within one single building block, the transition from PWM to PFM modes is seamless with minimum output voltage ripple.

9.4.2 Forced PWM Mode Operation

With a high level on the MODE input, the device enters forced PWM Mode and operates with a quasi-constant switching frequency over the entire load range, even at very light loads. This reduces or eliminates interference with RF and noise sensitive circuits, but reduces efficiency at light loads.



Device Functional Modes (接下页)

9.4.3 100% Mode Operation

In PWM mode, the duty-cycle of a buck converter is given as $D = V_{OUT}/V_{IN}$. The duty-cycle increases as the input voltage comes closer to the output voltage. As the input voltage decreases to the point the on-time reaches 1.6µs, the nominal output set point is offset by +30mV. Once the input voltage decreases to near 100% duty cycle, the output voltage set point is increased by +30mV. As the input voltage decreases further, the device enters 100% duty-cycle mode and keeps the high-side switch on continuously. The output (V_{OUT}) is connected to the input (V_{IN}) via the inductor and the internal high-side MOSFET switch. The minimum input voltage to maintain a given output voltage depends on the load current and is calculated as:

$$V_{IN}min = V_{OUT}max + I_{OUT}max \times (R_{DS(on)}max + R_L)$$

where

- I_{OUT}max = Maximum output current plus inductor ripple current
- R_{DS(on)}max = Maximum P-channel switch R_{DS(on)}
- R_L = DC resistance of the inductor
- V_{OUT}max = Nominal output voltage plus maximum output voltage tolerance

The TPS6284x contains special circuitry to keep an ultra-low I_Q of 150nA during 100% mode operation.



10 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

10.2 Typical Application






图 15. TPS6284x Adjustable Vout Application Circuit

Additional circuits are shown in the System Examples section.

10.2.1 Design Requirements

表 2 shows the list of components for the application circuit and the characteristic application curves

表 2. Components for Application Characteristic Curves

Reference	Description	Value	Size [L x W x T]	Manufacturer (1)
IC	TPS6284x step-down converter			TI

(1) See Third-party Products Disclaimer



Typical Application (接下页)

表 2. Components for Application Characteristic Curves (接下页)

Reference	Description	Value	Size [L x W x T]	Manufacturer ⁽¹⁾	
C _I	GRM155R61A475MEAAD ceramic capacitor	4.7 μF / 10V / X5R	(0402) [1mm x 0.5mm x 0.65mm max.]	muRata	
Co	GRM155R60G106ME44D ceramic capacitor	10 μF / 4V / X5R	(0402) [1mm x 0.5mm x 0.65mm max.]	muRata	
L	DFE201612E-2R2M=P2 inductor	2.2 μH / 116mΩ DCR	(2016) [2.0mm x 1.6mm x 1.2mm max.]	muRata	
R _{SET}	Resistor E96 series 1%, TC ±200ppm	see 表 1			

10.2.2 Detailed Design Procedure

The inductor and output capacitor together provide a low-pass filter. To simplify this process, 表 3 outlines possible inductor and capacitor value combinations.

表 3. Recommended LC Output Filter Combinations

Inductor Value [µH] ⁽¹⁾	Output Capacitor Value [μF] ⁽²⁾						
illuuctor value [µn]\	10μF	22μF					
2.2	√(3)	√					

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and -20%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance varies by +20% and -50%.
- (3) Typical application configuration. Other check marks indicate alternative filter combinations.

10.2.2.1 Inductor Selection

The inductor value affects the peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_{IN} or V_{OUT} and can be estimated according to $\Delta \vec{x}$ 4.

公式 5 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current, as calculated with 公式 5. This is recommended because during a heavy load transient the inductor current rises above the calculated value. A more conservative way is to select the inductor saturation current according to the high-side MOSFET switch current limit, I_{LIME} .

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
(4)

where

- f = Switching Frequency
- L = Inductance
- ΔI_L = Peak to Peak inductor ripple current
- I_{Lmax} = Maximum Inductor current

Inductor current (5)

The table below shows a list of possible inductors.

表 4. List of Possible Inductors⁽¹⁾

INDUCTANCE [µH]	INDUCTOR TYPE	SIZE [L x W x T]	SUPPLIER		
2.2	DFE201612	[2.0mm x 1.6mm x 1.2mm max.]	muRata		

(1) See Third-party Products Disclaimer



10.2.2.2 Output Capacitor Selection

The DCS-Control™ scheme of the TPS62840 allows the use of tiny ceramic capacitors. Ceramic capacitors with low-ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric.

At light load currents, the converter operates in Power-Save Mode and the output voltage ripple is dependent on the output capacitor value. A larger output capacitors can be used reducing the output voltage ripple. The leakage current of the output capacitor adds to the overall quiescent current.

表 5. List of Possible Capacitors⁽¹⁾

CAPACITOR VALUE [μF]	CAPACITOR TYPE	SIZE IMPERIAL (METRIC)	SIZE [L x W x T]	SUPPLIER
10	GRM155R60G106ME44D	0402 (1005)	[1mm x 0.5mm x 0.65mm max.]	muRata

⁽¹⁾ See Third-party Products Disclaimer

10.2.2.3 Input Capacitor Selection

Because the buck converter has a pulsating input current, a low-ESR input capacitor is required for best input voltage filtering to minimize input voltage spikes. For most applications a 4.7-µF input capacitor is sufficient.

When operating from a high impedance source, a larger input buffer capacitor is recommended avoiding voltage drops during start-up and load transients.

The input capacitor can be increased without any limit for better input voltage filtering. The leakage current of the input capacitor adds to the overall quiescent current. 表 6 shows a selection of input and output capacitors.

表 6. List of Possible Capacitors⁽¹⁾


CAPACITOR [μF]	CAPACITOR TYPE	SIZE IMPERIAL (METRIC)	SIZE [L x W x T]	SUPPLIER
4.7	GRM155R61A475MEAAD	0402 (1005)	[1mm x 0.5mm x 0.65mm max.]	muRata
4.7	GRM31CR71H475MA12L	1206 (3216)	[3.2mm x 1.6mm x 1.8mm max.]	muRata
4.7	C1608X7S1A475M080AC	0603 (1608)	[1.6mm x 0.8mm x 1.0mm max.]	TDK
10	GRM155R60J106ME15D	0402 (1005)	[1mm x 0.5mm x 0.65mm max.]	muRata

⁽¹⁾ See Third-party Products Disclaimer




10.2.3 Application Curves


The condition for below application curves are V_{IN} = 3.6V, V_{OUT} = 1.8V, MODE = GND, STOP = GND and the used components listed in $\frac{1}{8}$ 2, unless otherwise noted.































10.3 System Example




图 54. Example Of Implementation In A Master MCU Based System



System Example (接下页)




图 55. The Broad Range of Input Voltage Sources and Various Power Loads that TPS6284x Can Support



11 Power Supply Recommendations

The power supply must provide a current rating according to the supply voltage, output voltage and output current of the TPS62840.

12 Layout

12.1 Layout Guidelines

The TPS62840 pinout has been optimized to enable a single layer PCB routing of the device and its critical passive components such as C_{IN} , C_{OUT} and L.

- As for all switching power supplies, the layout is an important step in the design. Care must be taken in board layout to get the specified performance.
- It is critical to provide a low inductance, low impedance ground path. Therefore, use wide and short traces for the main current paths.
- The input capacitor should be placed as close as possible to the device's VIN and GND pins. This is the most critical component placement.
- The VOS line is a sensitive, high impedance line and should be connected to the output capacitor and routed away from noisy components and traces (e.g. SW line) or other noise sources.

12.2 Layout Example




图 56. Recommended PCB Layout DLC Package




图 57. Recommended PCB Layout YBG Package



13 器件和文档支持

13.1 器件支持

13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

13.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 商标

DCS-Control, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

13.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司





23-Apr-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS62840DLCR	ACTIVE	VSON-HR	DLC	8	3000	Green (RoHS & no Sb/Br)	(6) NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	(4/5) E5	Samples
TPS62840YBGR	ACTIVE	DSBGA	YBG	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	62840	Samples
TPS62841DGRR	PREVIEW	HVSSOP	DGR	8	2500	TBD	Call TI	Call TI	-40 to 125		
TPS62841DLCR	ACTIVE	VSON-HR	DLC	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	E9	Samples
TPS62841YBGR	ACTIVE	DSBGA	YBG	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	62841	Samples
TPS62842DGRR	PREVIEW	HVSSOP	DGR	8	2500	TBD	Call TI	Call TI	-40 to 125	T842R	
TPS62849DLCR	ACTIVE	VSON-HR	DLC	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	FF	Samples
XPS62842DGRR	ACTIVE	HVSSOP	DGR	8	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

23-Apr-2020

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Dec-2019


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62840DLCR	VSON- HR	DLC	8	3000	180.0	8.4	1.8	2.25	1.15	4.0	8.0	Q1
TPS62840YBGR	DSBGA	YBG	6	3000	180.0	8.4	1.14	1.64	0.59	4.0	8.0	Q1
TPS62841DLCR	VSON- HR	DLC	8	3000	180.0	8.4	1.8	2.25	1.15	4.0	8.0	Q1
TPS62841YBGR	DSBGA	YBG	6	3000	180.0	8.4	1.14	1.64	0.59	4.0	8.0	Q1
TPS62849DLCR	VSON- HR	DLC	8	3000	180.0	8.4	1.8	2.25	1.15	4.0	8.0	Q1

www.ti.com 14-Dec-2019



*All dimensions are nominal

7 til diffictiolorio are florilifia							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62840DLCR	VSON-HR	DLC	8	3000	182.0	182.0	20.0
TPS62840YBGR	DSBGA	YBG	6	3000	182.0	182.0	20.0
TPS62841DLCR	VSON-HR	DLC	8	3000	182.0	182.0	20.0
TPS62841YBGR	DSBGA	YBG	6	3000	182.0	182.0	20.0
TPS62849DLCR	VSON-HR	DLC	8	3000	182.0	182.0	20.0


2.0 x 1.5 mm, 0.5 mm pitch



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC SMALL OUTLINE- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




PLASTIC SMALL OUTLINE- NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

PLASTIC SMALL OUTLINE- NO LEAD




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司