











bq40z50-R2 ZHCSGX4A -JUNE 2017-REVISED OCTOBER 2017

# bq40z50-R2 1 节、2 节、3 节和 4 节串联锂离子电池组管理器

## 特性

- 完全集成的 1节, 2节, 3节和 4节串联锂离子或 者锂聚合物电池组管理器和保护
- 下一代已获专利的Impedance Track™技术可准确 测量锂离子和锂聚合物电池中的可用电量
- 高侧 N 通道保护场效应晶体管 (FET) 驱动
- 充电或者静止状态时集成的电池均衡
- 适合于 100mAh 和 29Ah 之间的电池
- 全面的可编程保护 功能
  - 电压
  - 电流
  - 温度
  - 充电终止时间
  - CHG/DSG FET
  - 模拟前端 (AFE)
- 精密的充电算法
  - 日本电子与信息技术工业协会 (JEITA)
  - 增强型充电
  - 自适应充电
  - 电池均衡
- 支持TURBO模式 2.0
- 支持电池跳闸点 (BTP)
- 诊断使用寿命数据监控器和黑盒记录器
- 发光二极管 (LED) 显示
- 支持 2 线制系统管理总线 (SMBus) v1.1 接口
- 安全散列算法 (SHA-1) 认证
- IATA 支持
- 紧凑型封装: 32 引脚 QFN (RSM)

## 应用

- 平板电脑
- 无人机
- UPS/电池备用系统
- 医疗设备
- 手持式真空吸尘器和扫地机器人

## 3 说明

bq40z50-R2 器件采用已获专利的 阻抗跟踪™技术, 是一款基于电池组的单芯片全集成解决方案,为1 节、2 节、3 节和 4 节串联锂离子和锂聚合物电池组的 电量监测、保护及认证提供一系列丰富的 特性。


bq40z50-R2 器件利用其集成的高性能模拟外设,测量 锂离子或锂聚合物电池的可用容量、电压、电流、温度 和其他关键参数,保留准确的数据记录,并通过 SMBus v1.1 兼容接口将这些信息报告给系统主机控制

### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
bq40z50-R2	VQFN (32)	4.00mm x 4.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

### 简化电路原理图





## 目录

4	4± M-		7.26 Low-Frequency Oscillator	1.1
1	特性1		7.26 Low-Frequency Oscillator	
2	应用1		•	
3	说明 1			
4	修订历史记录 2		7.29 Instruction Flash	
5	说明 (续)2		7.30 Data Flash	15
6	Pin Configuration and Functions 3		7.31 OCD, SCC, SCD1, SCD2 Current Protection Thresholds	16
7	Specifications7		7.32 Timing Requirements: OCD, SCC, SCD1, SCD2	2
	7.1 Absolute Maximum Ratings 7		Current Protection Timing	
	7.2 ESD Ratings 7		7.33 Timing Requirements: SMBus	17
	7.3 Recommended Operating Conditions 8		7.34 Timing Requirements: SMBus XL	17
	7.4 Thermal Information8		7.35 Typical Characteristics	19
	7.5 Supply Current 8	8	Detailed Description	22
	7.6 Power Supply Control9		8.1 Overview	22
	7.7 AFE Power-On Reset9		8.2 Functional Block Diagram	22
	7.8 AFE Watchdog Reset and Wake Timer9		8.3 Feature Description	23
	7.9 Current Wake Comparator9		8.4 Device Functional Modes	26
	7.10 VC1, VC2, VC3, VC4, BAT, PACK	9	Application and Implementation	27
	7.11 SMBD, SMBC 10		9.1 Application Information	
	7.12 PRES, BTP_INT, DISP 10		9.2 Typical Applications	
	7.13 LEDCNTLA, LEDCNTLB, LEDCNTLC11	10	Power Supply Recommendations	
	7.14 Coulomb Counter	11	Layout	
	7.15 CC Digital Filter11		11.1 Layout Guidelines	
	7.16 ADC11		11.2 Layout Example	
	7.17 ADC Digital Filter 12	12	器件和文档支持	
	7.18 CHG, DSG FET Drive		12.1 文档支持	
	7.19 PCHG FET Drive		<b>12.2</b> 接收文档更新通知	
	7.20 FUSE Drive		12.3 社区资源	
	7.21 Internal Temperature Sensor		12.4 商标	
	7.22 TS1, TS2, TS3, TS4 13		12.5 静电放电警告	
	7.23 PTC, PTCEN 14		12.6 Glossary	
	7.24 Internal 1.8-V LDO 14	13	机械、封装和可订购信息	
	7.25 High-Frequency Oscillator	13	少的人, 五人人人,一只 人,人们 一只 人,一	43

## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

### Changes from Original (June 2017) to Revision A

**Page** 

## 5 说明 (续)

bq40z50-R2 器件为主机系统提供可用的最大功率和最大电流,从而支持TURBO模式 2.0。该器件还支持电池跳闸,从而在预设的充电阈值状态向主机系统发送 BTP 中断信号。

bq40z50-R2 提供了基于软件的第 1 级和第 2 级安全保护,可应对过压、欠压、过流、短路、过载和过热情况以及其他与电池组和电池相关的故障。


SHA-1 认证对认证码密钥使用安全存储器,确保识别真正的电池组。

紧凑的 32 引脚 QFN 封装在大大降低解决方案成本并减小解决方案尺寸的同时,最大限度地为电池监测 应用提供了功能性与安全性。



# 6 Pin Configuration and Functions

#### RSM Package 32-Pin VQFN with Exposed Thermal Pad Top View



#### **Pin Functions**

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	PBI	P <sup>(1)</sup>	Power supply backup input pin
2	VC4	IA	Sense voltage input pin for the most positive cell, and balance current input for the most positive cell
3	VC3	IA	Sense voltage input pin for the second-most positive cell, balance current input for the second-most positive cell, and return balance current for the most positive cell
4	VC2	IA	Sense voltage input pin for the third-most positive cell, balance current input for the third-most positive cell, and return balance current for the second-most positive cell
5	VC1	IA	Sense voltage input pin for the least positive cell, balance current input for the least positive cell, and return balance current for the third-most positive cell
6	SRN	I	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.
7	NC	_	Not internally connected
8	SRP	I	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.
9	VSS	Р	Device ground
10	TS1	IA	Temperature sensor 1 thermistor input pin
11	TS2	IA	Temperature sensor 2 thermistor input pin
12	TS3	IA	Temperature sensor 3 thermistor input pin
13	TS4	IA	Temperature sensor 4 thermistor input pin
14	NC	_	Not internally connected
15	BTP_INT	0	Battery Trip Point (BTP) interrupt output
16	PRES or SHUTDN	I	Host system present input for removable battery pack or emergency system shutdown input for embedded pack. A pullup is not required for this pin.
17	DISP	-	Display control for LEDs

(1) P = Power Connection, O = Digital Output, AI = Analog Input, I = Digital Input, I/OD = Digital Input/Output



# Pin Functions (continued)

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
18	SMBD	I/OD	SMBus data pin
19	SMBC	I/OD	SMBus clock pin
20	LEDCNTLA	_	LED display segment that drives the external LEDs depending on the firmware configuration
21	LEDCNTLB	_	LED display segment that drives the external LEDs depending on the firmware configuration
22	LEDCNTLC	_	LED display segment that drives the external LEDs depending on the firmware configuration
23	PTC	IA	Safety PTC thermistor input pin. To disable, connect both PTC and PTCEN to VSS.
24	PTCEN	IA	Safety PTC thermistor enable input pin. Connect to BAT. To disable, connect both PTC and PTCEN to VSS.
25	FUSE	0	Fuse drive output pin. Connect to VSS if not used.
26	VCC	Р	Secondary power supply input
27	PACK	IA	Pack sense input pin
28	DSG	0	NMOS Discharge FET drive output pin
29	NC	_	Not internally connected
30	PCHG	0	PMOS Precharge FET drive output pin
31	CHG	0	NMOS Charge FET drive output pin
32	BAT	Р	Primary power supply input pin






Figure 1. Pin Equivalent Diagram 1







Figure 2. Pin Equivalent Diagram 2








Figure 3. Pin Equivalent Diagram 3

# 7 Specifications

## 7.1 Absolute Maximum Ratings

Over-operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range, V <sub>CC</sub>	BAT, VCC, PBI	-0.3	30	V
	PACK, SMBC, SMBD, PRES or SHUTDN, BTP_INT, DISP	-0.3	30	V
	TS1, TS2, TS3, TS4	-0.3	$V_{REG} + 0.3$	V
	PTC, PTCEN, LEDCNTLA, LEDCNTLB, LEDCNTLC	-0.3	$V_{BAT} + 0.3$	V
	SRP, SRN	-0.3	0.3	V
Input voltage range,	VC4	VC3 - 0.3	VC3 + 8.5, or VSS + 30	V
$V_{IN}$	VC3	VC2 - 0.3	VC2 + 8.5, or VSS + 30	V
	VC2	VC1 - 0.3	VC1 + 8.5, or VSS + 30	V
	VC1	VSS - 0.3	VSS + 8.5, or VSS + 30	V
Output voltage range,	CHG, DSG	-0.3	32	
Vo	PCHG, FUSE	-0.3	30	V
Maximum VSS current,	ximum VSS current, I <sub>SS</sub>		50	mA
Storage temperature, T <sub>STG</sub>		-65	150	°C
Lead temperature (sold	ering, 10 s), T <sub>SOLDER</sub>		300	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.3 Recommended Operating Conditions

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	BAT, VCC, PBI	2.2		26	V
V <sub>SHUTDOWN</sub> -	Shutdown voltage	V <sub>PACK</sub> < V <sub>SHUTDOWN</sub> -	1.8	2.0	2.2	V
V <sub>SHUTDOWN+</sub>	Start-up voltage	V <sub>PACK</sub> > V <sub>SHUTDOWN</sub> + V <sub>HYS</sub>	2.05	2.25	2.45	V
V <sub>HYS</sub>	Shutdown voltage hysteresis	V <sub>SHUTDOWN+</sub> - V <sub>SHUTDOWN-</sub>		250		mV
		PACK, SMBC, SMBD, PRES, BTP_IN, DISP			26	
	Input voltage range	TS1, TS2, TS3, TS4			$V_{REG}$	
		PTC, PTCEN, LEDCNTLA, LEDCNTLB, LEDCNTLC			$V_{BAT}$	
V		SRP, SRN	-0.2		0.2	V
V <sub>IN</sub>		VC4	V <sub>VC3</sub>		V <sub>VC3</sub> + 5	V
		VC3	$V_{VC2}$		V <sub>VC2</sub> + 5	
		VC2	V <sub>VC1</sub>		V <sub>VC1</sub> + 5	
		VC1	V <sub>VSS</sub>		$V_{VSS} + 5$	
Vo	Output voltage range	CHG, DSG, PCHG, FUSE			26	V
C <sub>PBI</sub>	External PBI capacitor		2.2			μF
T <sub>OPR</sub>	Operating temperature		-40		85	°C

## 7.4 Thermal Information

		bq40z50-R2	
	THERMAL METRIC <sup>(1)</sup>	RSM (QFN)	UNIT
		32 PINS	
R <sub>θJA, High K</sub>	Junction-to-ambient thermal resistance	47.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	40.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.7	°C/W
ΤιΨ	Junction-to-top characterization parameter	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.4	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	3.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 7.5 Supply Current

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 20 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>NORMAL</sub>	NORMAL mode	CHG on. DSG on, no Flash write		336		μA
	CL EED made	CHG off, DSG on, no SBS communication		75		
I <sub>SLEEP</sub> SLEEP mode	CHG off, DSG off, no SBS communication		52		μA	
I <sub>SHUTDOWN</sub>	SHUTDOWN mode			1.6		μA



## 7.6 Power Supply Control

Typical values stated where  $T_A = 25$ °C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>SWITCHOVER</sub> -	BAT to V <sub>CC</sub> switchover voltage	V <sub>BAT</sub> < V <sub>SWITCHOVER</sub> -	1.95	2.1	2.2	V
V <sub>SWITCHOVER+</sub>	V <sub>CC</sub> to BAT switchover voltage	V <sub>BAT</sub> > V <sub>SWITCHOVER</sub> + V <sub>HYS</sub>	2.9	3.1	3.25	V
V <sub>HYS</sub>	Switchover voltage hysteresis	V <sub>SWITCHOVER+</sub> - V <sub>SWITCHOVER-</sub>		1000		mV
		BAT pin, BAT = 0 V, VCC = 25 V, PACK = 25 V			1	
$I_{LKG}$	Input Leakage current	PACK pin, BAT = 25 V, VCC = 0 V, PACK = 0 V			1	μA
		BAT and PACK terminals, BAT = 0 V, VCC = 0 V, PACK = 0 V, PBI = 25 V			1	μΛ

#### 7.7 AFE Power-On Reset

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>REGIT</sub>	Negative-going voltage input	V <sub>REG</sub>	1.51	1.55	1.59	V
V <sub>HYS</sub>	Power-on reset hysteresis	V <sub>REGIT+</sub> - V <sub>REGIT-</sub>	70	100	130	mV
t <sub>RST</sub>	Power-on reset time		200	300	400	μs

## 7.8 AFE Watchdog Reset and Wake Timer

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}$ C to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		t <sub>WDT</sub> = 500	372	500	628	
	AFE watchdog	t <sub>WDT</sub> = 1000	744	1000	1256	
t <sub>WDT</sub>	timeout	t <sub>WDT</sub> = 2000	1488	2000	2512	ms
		t <sub>WDT</sub> = 4000	2976	4000	5024	
		t <sub>WAKE</sub> = 250	186	250	314	
	AFF wales times	t <sub>WAKE</sub> = 500	372	500	628	
t <sub>WAKE</sub>	AFE wake timer	t <sub>WAKE</sub> = 1000	744	1000	1256	ms
		t <sub>WAKE</sub> = 512	1488	2000	2512	
t <sub>FETOFF</sub>	FET off delay after reset	t <sub>FETOFF</sub> = 512	409	512	614	ms

## 7.9 Current Wake Comparator

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V		$V_{WAKE} = \pm 0.625 \text{ mV}$	±0.3	±0.625	±0.9	
	Wake voltage	$V_{WAKE} = \pm 1.25 \text{ mV}$	±0.6	±1.25	±1.8	m\/
$V_{WAKE}$	threshold	$V_{WAKE} = \pm 2.5 \text{ mV}$	±1.2	±2.5	±3.6	mV
		V <sub>WAKE</sub> = ±5 mV	±2.4	±5.0	±7.2	
V <sub>WAKE(DRIFT)</sub>	Temperature drift of V <sub>WAKE</sub> accuracy			0.5%		°C



### **Current Wake Comparator (continued)**

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>WAKE</sub>	Time from application of current to wake interrupt				700	μs
t <sub>WAKE(SU)</sub>	Wake comparator startup time			500	1000	μs

### 7.10 VC1, VC2, VC3, VC4, BAT, PACK

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}$ C to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		VC1-VSS, VC2-VC1, VC3-VC2, VC4-VC3	0.1980	0.2000	0.2020	
K	K Scaling factor	BAT-VSS, PACK-VSS	0.049	0.050	0.051	_
		V <sub>REF2</sub>	0.490	0.500	0.510	
V	lanut voltage renge	VC1-VSS, VC2-VC1, VC3-VC2, VC4-VC3	-0.2		5	V
VIN	V <sub>IN</sub> Input voltage range	BAT-VSS, PACK-VSS	-0.2		20	
I <sub>LKG</sub>	Input leakage current	VC1, VC2, VC3, VC4, cell balancing off, cell detach detection off, ADC multiplexer off			1	μΑ
R <sub>CB</sub>	Internal cell balance resistance	R <sub>DS(ON)</sub> for internal FET switch at 2 V < V <sub>DS</sub> < 4 V			200	Ω
I <sub>CD</sub>	Internal cell detach check current	VCx > VSS + 0.8 V	30	50	70	μΑ

### 7.11 SMBD, SMBC

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

	( (					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	Input voltage high	SMBC, SMBD, V <sub>REG</sub> = 1.8 V	1.3			V
$V_{IL}$	Input voltage low	SMBC, SMBD, V <sub>REG</sub> = 1.8 V			8.0	V
V <sub>OL</sub>	Output low voltage	SMBC, SMBD, $V_{REG} = 1.8 \text{ V}$ , $I_{OL} = 1.5 \text{ mA}$			0.4	V
C <sub>IN</sub>	Input capacitance			5		pF
$I_{LKG}$	Input leakage current				1	μΑ
R <sub>PD</sub>	Pulldown resistance		0.7	1.0	1.3	ΜΩ

# 7.12 PRES, BTP\_INT, DISP

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	High-level input		1.3			V
$V_{IL}$	Low-level input				0.55	V
\/	Output voltage high	$V_{BAT} > 5.5 \text{ V}, I_{OH} = -0 \mu A$	3.5			V
V <sub>OH</sub>	Output voltage high	$V_{BAT} > 5.5 \text{ V}, I_{OH} = -10 \mu\text{A}$	1.8			V
$V_{OL}$	Output voltage low	I <sub>OL</sub> = 1.5 mA			0.4	V
C <sub>IN</sub>	Input capacitance			5		pF
$I_{LKG}$	Input leakage current				1	μΑ
R <sub>O</sub>	Output reverse resistance	Between PRES or BTP_INT or DISP and PBI	8			kΩ



## 7.13 LEDCNTLA, LEDCNTLB, LEDCNTLC

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input		1.45			V
V <sub>IL</sub>	Low-level input				0.55	V
V <sub>OH</sub>	Output voltage high	$V_{BAT} > 3.0 \text{ V}, I_{OH} = -22.5 \text{ mA}$	V <sub>BAT</sub> – 1.6			V
V <sub>OL</sub>	Output voltage low	I <sub>OL</sub> = 1.5 mA			0.4	V
I <sub>SC</sub>	High level output current protection		-30	-45	<b>-6</b> 0	mA
I <sub>OL</sub>	Low level output current	V <sub>BAT</sub> > 3.0 V, V <sub>OH</sub> = 0.4 V	15.75	22.5	29.25	mA
I <sub>LEDCNTLx</sub>	Current matching between LEDCNTLx	V <sub>BAT</sub> = V <sub>LEDCNTLx</sub> + 2.5 V		±1%		
C <sub>IN</sub>	Input capacitance			20		pF
I <sub>LKG</sub>	Input leakage current				1	μΑ
f <sub>LEDCNTLx</sub>	Frequency of LED pattern			124		Hz

#### 7.14 Coulomb Counter

Typical values stated where  $T_A = 25$ °C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

2.2 V to 20 V (dilicos otrici	, , , , , , , , , , , , , , , , , , ,				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		-0.1		0.1	V
Full scale range		-V <sub>REF1</sub> /10		V <sub>REF1</sub> /10	V
Integral nonlinearity (1)	16-bit, best fit over input voltage range		±5.2	±22.3	LSB
Offset error	16-bit, Post-calibration		±5	±10	μV
Offset error drift	15-bit + sign, Post-calibration		0.2	0.3	μV/°C
Gain error	15-bit + sign, over input voltage range		±0.2%	±0.8%	FSR
Gain error drift	15-bit + sign, over input voltage range			150	PPM/°C
Effective input resistance		2.5			МΩ

<sup>(1) 1</sup> LSB =  $V_{REF1}/(10 \times 2^N) = 1.215/(10 \times 2^{15}) = 3.71 \ \mu V$ 

## 7.15 CC Digital Filter

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Conversion time	Single conversion		250		ms
Effective resolution	Single conversion	15			Bits

### 7.16 ADC

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
longit voltage renge	Internal reference (V <sub>REF1</sub> )	-0.2	1	V
Input voltage range	External reference (V <sub>REG</sub> )	-0.2	$0.8 \times V_{REG}$	V
Full scale range	$V_{FS} = V_{REF1}$ or $V_{REG}$	-V <sub>FS</sub>	$V_{FS}$	V
Integral popling ority (1)	16-bit, best fit, -0.1 V to 0.8 × V <sub>REF1</sub>		±6.6	LSB
Integral nonlinearity <sup>(1)</sup>	16-bit, best fit, -0.2 V to -0.1 V		±13.1	LOD

(1) 1 LSB =  $V_{REF1}/(2^N)$  = 1.225/(2<sup>15</sup>) = 37.4  $\mu$ V (when  $t_{CONV}$  = 31.25 ms)



## **ADC** (continued)

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Offset error <sup>(2)</sup>	16-bit, Post-calibration, V <sub>FS</sub> = V <sub>REF1</sub>		±67	±157	μV
Offset error drift	16-bit, Post-calibration, V <sub>FS</sub> = V <sub>REF1</sub>		0.6	3	μV/°C
Gain error	16-bit, -0.1 V to 0.8 × V <sub>FS</sub>		±0.2%	±0.8%	FSR
Gain error drift	16-bit, -0.1 V to 0.8 × V <sub>FS</sub>			150	PPM/°C
Effective input resistance		8			ΜΩ

<sup>(2)</sup> For VC1–VSS, VC2–VC1, VC3–VC2, VC4–VC3, VC4–VSS, PACK–VSS, and V<sub>REF1</sub>/2, the offset error is multiplied by (1/ADC multiplexer scaling factor (K)).

## 7.17 ADC Digital Filter

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Single conversion		31.25		
Conversion time	Single conversion		15.63		ma
	Single conversion		7.81		ms
	Single conversion		1.95		
Resolution	No missing codes	16			Bits
	With sign, t <sub>CONV</sub> = 31.25 ms	14	15		
Effective resolution	With sign, t <sub>CONV</sub> = 15.63 ms	13	14		Bits
Effective resolution	With sign, t <sub>CONV</sub> = 7.81 ms	11	12		
	With sign, t <sub>CONV</sub> = 1.95 ms	9	10		

### 7.18 CHG, DSG FET Drive

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

PAI	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Output voltage	Ratio_{DSG} = (V_{DSG} - V_{BAT})/V_{BAT}, 2.2 V < V_{BAT} < 4.92 V, 10 M $\Omega$ between PACK and DSG	2.133	2.333	2.433	
	ratio	Ratio <sub>CHG</sub> = (V <sub>CHG</sub> – V <sub>BAT</sub> )/V <sub>BAT</sub> , 2.2 V < V <sub>BAT</sub> < 4.92 V, 10 M $\Omega$ between BAT and CHG	2.133	2.333	2.433	_
V	V <sub>(FETON)</sub> Output voltage, CHG and DSG on	$V_{\rm DSG(ON)} = V_{\rm DSG} - V_{\rm BAT}, \ V_{\rm BAT} \ge 4.92 \ \rm V, \ 10 \ M\Omega$ between PACK and DSG, $V_{\rm BAT} = 18 \ \rm V$	10.5	11.5	12	V
V (FETON)		$V_{CHG(ON)} = V_{CHG} - V_{BAT}, V_{BAT} \ge 4.92$ V, 10 MΩ between BAT and CHG, $V_{BAT} = 18$ V	10.5	11.5	12	V
V <sub>(FETOFF)</sub>	Output voltage,	$V_{DSG(OFF)}$ = $V_{DSG} - V_{PACK},~10~\text{M}\Omega$ between PACK and DSG	-0.4		0.4	V
, ,	*(FETOFF) CHG and DSG off	$V_{CHG(OFF)} = V_{CHG} - V_{BAT}$ , 10 M $\Omega$ between BAT and CHG	-0.4		0.4	
		$V_{DSG}$ from 0% to 35% $V_{DSG(ON)(TYP)}$ , $V_{BAT}$ ≥ 2.2 V, $C_L$ = 4.7 nF between DSG and PACK, 5.1 kΩ between DSG and $C_L$ , 10 MΩ between PACK and DSG		200	500	110
t <sub>R</sub>	Rise time	$V_{CHG}$ from 0% to 35% $V_{CHG(ON)(TYP)}$ , $V_{BAT} \ge 2.2$ V, $C_L = 4.7$ nF between CHG and BAT, 5.1 k $\Omega$ between CHG and $C_L$ , 10 M $\Omega$ between BAT and CHG		200	500	μs
t <sub>F</sub> Fall ti	Fall time	$V_{DSG}$ from $V_{DSG(ON)(TYP)}$ to 1 V, $V_{BAT}$ ≥ 2.2 V, $C_L$ = 4.7 nF between DSG and PACK, 5.1 kΩ between DSG and $C_L$ , 10 MΩ between PACK and DSG		40	300	
	rail liffle	$V_{CHG}$ from $V_{CHG(ON)(TYP)}$ to 1 V, $V_{BAT}$ ≥ 2.2 V, $C_L$ = 4.7 nF between CHG and BAT, 5.1 kΩ between CHG and $C_L$ , 10 MΩ between BAT and CHG		40	200	μs



## 7.19 PCHG FET Drive

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

P.A	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(FETON)</sub>	Output voltage, PCHG on	$V_{PCHG(ON)}$ = $VV_{CC}$ – $V_{PCHG},~10~M\Omega$ between $V_{CC}$ and PCHG	6	7	8	V
V <sub>(FETOFF)</sub>	Output voltage, PCHG off	$V_{PCHG(OFF)}$ = $VV_{CC}$ – $V_{PCHG}$ , 10 M $\Omega$ between $V_{CC}$ and PCHG	-0.4		0.4	V
t <sub>R</sub>	Rise time	$V_{PCHG}$ from 10% to 90% $V_{PCHG(ON)(TYP)}$ , $VV_{CC}$ ≥ 8 V, $C_L$ = 4.7 nF between PCHG and $V_{CC}$ , 5.1 kΩ between PCHG and $C_L$ , 10 MΩ between $V_{CC}$ and CHG		40	200	μs
t <sub>F</sub>	Fall time	$V_{PCHG}$ from 90% to 10% $V_{PCHG(ON)(TYP)}$ , $V_{CC}$ ≥ 8 V, $C_L$ = 4.7 nF between PCHG and $V_{CC}$ , 5.1 kΩ between PCHG and $C_L$ , 10 MΩ between $V_{CC}$ and CHG		40	200	μs

#### 7.20 FUSE Drive

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}$ C to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Output voltage	$V_{BAT} \ge 8 \text{ V}, C_L = 1 \text{ nF}, I_{AFEFUSE} = 0 \mu A$	6	7	8.65	V
V <sub>OH</sub> hiç	high	$V_{BAT}$ < 8 V, $C_L$ = 1 nF, $I_{AFEFUSE}$ = 0 $\mu$ A	V <sub>BAT</sub> – 0.1		$V_{BAT}$	V
V <sub>IH</sub>	High-level input		1.5	2.0	2.5	V
I <sub>AFEFUSE(PU)</sub>	Internal pullup current	V <sub>BAT</sub> ≥ 8 V, V <sub>AFEFUSE</sub> = VSS		150	330	nA
R <sub>AFEFUSE</sub>	Output impedance		2	2.6	3.2	kΩ
C <sub>IN</sub>	Input capacitance			5		pF
t <sub>DELAY</sub>	Fuse trip detection delay		128		256	μs
t <sub>RISE</sub>	Fuse output rise time	V <sub>BAT</sub> ≥ 8 V, C <sub>L</sub> = 1 nF, V <sub>OH</sub> = 0 V to 5 V		5	20	μs

## 7.21 Internal Temperature Sensor

Typical values stated where  $T_A = 25$ °C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>TEMP</sub>	Internal temperature sensor voltage drift	$V_{TEMPP}$	-1.9	-2.0	-2.1	
		V <sub>TEMPP</sub> – V <sub>TEMPN</sub> , assured by design	0.177	0.178	0.179	mV/°C

## 7.22 TS1, TS2, TS3, TS4

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage	TS1, TS2, TS3, TS4, V <sub>BIAS</sub> = V <sub>REF1</sub>	-0.2		$0.8 \times V_{REF1}$	V
	range	TS1, TS2, TS3, TS4, $V_{BIAS} = V_{REG}$	-0.2		$0.8 \times V_{REG}$	V
R <sub>NTC(PU)</sub>	Internal pullup resistance	TS1, TS2, TS3, TS4	14.4	18	21.6	kΩ
R <sub>NTC(DRIFT)</sub>	Resistance drift over temperature	TS1, TS2, TS3, TS4	-360	-280	-200	PPM/°C



### 7.23 PTC, PTCEN

Typical values stated where  $T_A = 25$ °C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>PTC(TRIP)</sub>	PTC trip resistance		1.2	2.5	3.95	$M\Omega$
V <sub>PTC(TRIP)</sub>	PTC trip voltage	$V_{PTC(TRIP)} = V_{PTCEN} - V_{PTC}$	200	500	890	mV
I <sub>PTC</sub>	Internal PTC current bias	$T_A = -40^{\circ}\text{C to } 110^{\circ}\text{C}$	200	290	350	nA
t <sub>PTC(DELAY)</sub>	PTC delay time	$T_A = -40^{\circ}\text{C to } 110^{\circ}\text{C}$	40	80	145	ms

## 7.24 Internal 1.8-V LDO

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>REG</sub>	Regulator voltage		1.6	1.8	2.0	V
$\Delta V_{O(TEMP)}$	Regulator output over temperature	$\Delta V_{REG}/\Delta T_A$ , $I_{REG} = 10 \text{ mA}$		±0.25%		
$\Delta V_{O(LINE)}$	Line regulation	$\Delta V_{REG}/\Delta V_{BAT}$ , $V_{BAT} = 10 \text{ mA}$	-0 .6%		0.5%	
$\Delta V_{O(LOAD)}$	Load regulation	$\Delta V_{REG}/\Delta I_{REG}$ , $I_{REG}$ = 0 mA to 10 mA	-1.5%		1.5%	
I <sub>REG</sub>	Regulator output current limit	$V_{REG} = 0.9 \times V_{REG(NOM)}, V_{IN} > 2.2 V$	20			mA
I <sub>SC</sub>	Regulator short- circuit current limit	$V_{REG} = 0 \times V_{REG(NOM)}$	25	40	55	mA
PSRR <sub>REG</sub>	Power supply rejection ratio	$\Delta V_{BAT}/\Delta V_{REG}$ , I <sub>REG</sub> = 10 mA ,V <sub>IN</sub> > 2.5 V, f = 10 Hz		40		dB
V <sub>SLEW</sub>	Slew rate enhancement voltage threshold	V <sub>REG</sub>	1.58	1.65		V

## 7.25 High-Frequency Oscillator

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>HFO</sub>	Operating frequency			16.78		MHz
f <sub>HFO(ERR)</sub> Frequer	Crosuppou pres	$T_A = -20$ °C to 70°C, includes frequency drift	-2.5%	±0.25%	2.5%	
	Frequency error	$T_A = -40$ °C to 85°C, includes frequency drift	-3.5%	±0.25%	3.5%	
t <sub>HFO(SU)</sub>	Start-up time	$T_A = -20$ °C to 85°C, oscillator frequency within +/-3% of nominal			4	ms
		oscillator frequency within +/-3% of nominal			100	μs

## 7.26 Low-Frequency Oscillator

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{LFO}$	Operating frequency			262.144		kHz
f <sub>LFO(ERR)</sub>	Frequency error	$T_A = -20$ °C to 70°C, includes frequency drift	-1.5%	±0.25%	1.5%	
		$T_A = -40$ °C to 85°C, includes frequency drift	-2.5	±0.25	2.5	
f <sub>LFO(FAIL)</sub>	Failure detection frequency		30	80	100	kHz



## 7.27 Voltage Reference 1

Typical values stated where  $T_A = 25$ °C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

P	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>REF1</sub>	Internal reference voltage	T <sub>A</sub> = 25°C, after trim	1.21	1.215	1.22	V
V	Internal reference voltage drift	$T_A = 0$ °C to 60°C, after trim		±50		PPM/°C
V <sub>REF1</sub> (DRIFT)		$T_A = -40$ °C to 85°C, after trim		±80		PPIVI/°C

### 7.28 Voltage Reference 2

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>REF2</sub>	Internal reference voltage	T <sub>A</sub> = 25°C, after trim	1.22	1.225	1.23	V
V	Internal reference	$T_A = 0$ °C to 60°C, after trim		±50		DDM/9C
V <sub>REF2(DRIFT)</sub>		$T_A = -40$ °C to 85°C, after trim		±80		PPM/°C

### 7.29 Instruction Flash

Typical values stated where  $T_A = 25$ °C and VCC = 14.4 V, Min/Max values stated where  $T_A = -40$ °C to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Data retention		10			Years
	Flash programming write cycles		1000			Cycles
t <sub>PROGWORD</sub>	Word programming time	$T_A = -40$ °C to 85°C			40	μs
t <sub>MASSERASE</sub>	Mass-erase time	$T_A = -40$ °C to 85°C			40	ms
t <sub>PAGEERASE</sub>	Page-erase time	$T_A = -40$ °C to 85°C			40	ms
I <sub>FLASHREAD</sub>	Flash-read current	$T_A = -40$ °C to 85°C			2	mA
I <sub>FLASHWRITE</sub>	Flash-write current	$T_A = -40$ °C to 85°C			5	mA
I <sub>FLASHERASE</sub>	Flash-erase current	$T_A = -40$ °C to 85°C			15	mA

### 7.30 Data Flash

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Data retention		10			Years
	Flash programming write cycles		20000			Cycles
t <sub>PROGWORD</sub>	Word programming time	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$			40	μs
t <sub>MASSERASE</sub>	Mass-erase time	$T_A = -40$ °C to 85°C			40	ms
t <sub>PAGEERASE</sub>	Page-erase time	$T_A = -40$ °C to 85°C			40	ms
I <sub>FLASHREAD</sub>	Flash-read current	$T_A = -40$ °C to 85°C			1	mA
I <sub>FLASHWRITE</sub>	Flash-write current	$T_A = -40$ °C to 85°C			5	mA
I <sub>FLASHERASE</sub>	Flash-erase current	$T_A = -40$ °C to 85°C			15	mA



# 7.31 OCD, SCC, SCD1, SCD2 Current Protection Thresholds

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OCD</sub>	OCD detection threshold voltage range	V <sub>OCD</sub> = V <sub>SRP</sub> - V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 1	-16.6		-100	mV
		$V_{OCD} = V_{SRP} - V_{SRN}$ , AFE PROTECTION CONTROL[RSNS] = 0	-8.3		-50	IIIV
$\Delta V_{OCD}$	OCD detection threshold voltage program step	$V_{OCD} = V_{SRP} - V_{SRN}$ , AFE PROTECTION CONTROL[RSNS] = 1		-5.56		mV
		V <sub>OCD</sub> = V <sub>SRP</sub> - V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 0		-2.78		
V <sub>SCC</sub>	SCC detection threshold voltage range	V <sub>SCC</sub> = V <sub>SRP</sub> – V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 1	44.4		200	.,
		V <sub>SCC</sub> = V <sub>SRP</sub> - V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 0	22.2		100	mV
437	SCC detection threshold voltage program step	V <sub>SCC</sub> = V <sub>SRP</sub> – V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 1		22.2		mV
$\Delta V_{SCC}$		V <sub>SCC</sub> = V <sub>SRP</sub> - V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 0		11.1		
V <sub>SCD1</sub>	SCD1 detection threshold voltage range	V <sub>SCD1</sub> = V <sub>SRP</sub> – V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 1	-44.4		-200	mV
		V <sub>SCD1</sub> = V <sub>SRP</sub> – V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 0	-22.2		-100	
$\Delta V_{SCD1}$	SCD1 detection threshold voltage program step	V <sub>SCD1</sub> = V <sub>SRP</sub> – V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 1		-22.2		mV
		V <sub>SCD1</sub> = V <sub>SRP</sub> – V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 0		-11.1		
	SCD2 detection threshold voltage range	V <sub>SCD2</sub> = V <sub>SRP</sub> – V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 1	-44.4		-200	
V <sub>SCD2</sub>		V <sub>SCD2</sub> = V <sub>SRP</sub> – V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 0	-22.2		-100	mV
41/	SCD2 detection threshold voltage program step	V <sub>SCD2</sub> = V <sub>SRP</sub> – V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 1		-22.2		mV
$\Delta V_{SCD2}$		V <sub>SCD2</sub> = V <sub>SRP</sub> – V <sub>SRN</sub> , AFE PROTECTION CONTROL[RSNS] = 0		-11.1		
V <sub>OFFSET</sub>	OCD, SCC, and SCDx offset error	Post-trim	-2.5		2.5	mV
\/	OCD, SCC, and SCDx	No trim	-10%		10%	
V <sub>SCALE</sub>	scale error	Post-trim Post-trim	-5%		5%	6

## 7.32 Timing Requirements: OCD, SCC, SCD1, SCD2 Current Protection Timing

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
t <sub>OCD</sub>	OCD detection delay time		1		31	ms
$\Delta t_{OCD}$	OCD detection delay time program step			2		ms
t <sub>SCC</sub>	SCC detection delay time		0		915	μs
$\Delta t_{SCC}$	SCC detection delay time program step			61		μs
t <sub>SCD1</sub>	SCD1 detection delay time	AFE PROTECTION CONTROL[SCDDx2] = 0	0		915	
		AFE PROTECTION CONTROL[SCDDx2] = 1	0		1850	μs



## Timing Requirements: OCD, SCC, SCD1, SCD2 Current Protection Timing (continued)

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

			MIN	NOM	MAX	UNIT	
$\Delta t_{SCD1}$	SCD1 detection delay time program step	AFE PROTECTION CONTROL[SCDDx2] = 0		61			
		AFE PROTECTION CONTROL[SCDDx2] = 1		121		μs	
t <sub>SCD2</sub>	SCD2 detection delay time	AFE PROTECTION CONTROL[SCDDx2] = 0	0		458		
		AFE PROTECTION CONTROL[SCDDx2] = 1	0		915	μs	
Δt <sub>SCD2</sub>	SCD2 detection delay time program step	AFE PROTECTION CONTROL[SCDDx2] = 0		30.5			
		AFE PROTECTION CONTROL[SCDDx2] = 1		61		μs	
t <sub>DETECT</sub>	Current fault detect time	$V_{SRP} - V_{SRN} = V_T - 3$ mV for OCD, SCD1, and SC2, $V_{SRP} - V_{SRN} = V_T + 3$ mV for SCC			160	μs	
t <sub>ACC</sub>	Current fault delay time accuracy	Max delay setting	-10%		10%		

## 7.33 Timing Requirements: SMBus

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
f <sub>SMB</sub>	SMBus operating frequency	SLAVE mode, SMBC 50% duty cycle	10		100	kHz
f <sub>MAS</sub>	SMBus master clock frequency	MASTER mode, no clock low slave extend		51.2		kHz
t <sub>BUF</sub>	Bus free time between start and stop		4.7			μs
t <sub>HD(START)</sub>	Hold time after (repeated) start		4.0			μs
t <sub>SU(START)</sub>	Repeated start setup time		4.7			μs
t <sub>SU(STOP)</sub>	Stop setup time		4.0			μs
t <sub>HD(DATA)</sub>	Data hold time		300			ns
t <sub>SU(DATA)</sub>	Data setup time		250			ns
t <sub>TIMEOUT</sub>	Error signal detect time		25		35	ms
$t_{LOW}$	Clock low period		4.7			μs
t <sub>HIGH</sub>	Clock high period		4.0		50	μs
t <sub>R</sub>	Clock rise time	10% to 90%			1000	ns
t <sub>F</sub>	Clock fall time	90% to 10%			300	ns
t <sub>LOW(SEXT)</sub>	Cumulative clock low slave extend time				25	ms
t <sub>LOW(MEXT)</sub>	Cumulative clock low master extend time				10	ms

## 7.34 Timing Requirements: SMBus XL

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

			MIN	NOM MAX	UNIT
f <sub>SMBXL</sub>	SMBus XL operating frequency	SLAVE mode	40	400	kHz
t <sub>BUF</sub>	Bus free time between start and stop		4.7		μs
t <sub>HD(START)</sub>	Hold time after (repeated) start		4.0		μs



# Timing Requirements: SMBus XL (continued)

Typical values stated where  $T_A = 25^{\circ}C$  and VCC = 14.4 V, Min/Max values stated where  $T_A = -40^{\circ}C$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

		MIN	NOM MAX	UNIT
		191114	HOM MAX	Oldi
t <sub>SU(START)</sub>	Repeated start setup time	4.7		μs
t <sub>SU(STOP)</sub>	Stop setup time	4.0		μs
t <sub>TIMEOUT</sub>	Error signal detect time	5	20	ms
$t_{LOW}$	Clock low period		20	μs
t <sub>HIGH</sub>	Clock high period		20	μs





Figure 4. SMBus Timing Diagram



## 7.35 Typical Characteristics



## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**




Figure 11. Short Circuit Charge Protection Threshold vs.
Temperature




Figure 12. Short Circuit Discharge 1 Protection Threshold vs. Temperature





Figure 13. Short Circuit Discharge 2 Protection Threshold vs. Temperature



Threshold setting is 11 ms.




Figure 15. Short Circuit Charge Current Delay Time vs. Temperature





Figure 14. Overcurrent Delay Time vs. Temperature

Threshold setting is 465 µs (including internal delay).

Figure 16. Short Circuit Discharge 1 Delay Time vs. Temperature



## **Typical Characteristics (continued)**






## 8 Detailed Description

#### 8.1 Overview

The bq40z50-R2 device, incorporating patented Impedance Track™ technology, provides cell balancing while charging or at rest. This fully integrated, single-chip, pack-based solution, including a diagnostic lifetime data monitor and black box recorder, provides a rich array of features for gas gauging, protection, and authentication for 1-series, 2-series, 3-series, and 4-series cell Li-lon and Li-Polymer battery packs.

## 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



## 8.3 Feature Description

### 8.3.1 Primary (1st Level) Safety Features

The bq40z50-R2 supports a wide range of battery and system protection features that can easily be configured. See the *bq40z50-R2 Technical Reference Manual* (SLUUBK0) for detailed descriptions of each protection function.

The primary safety features include:

- Cell Overvoltage Protection
- Cell Undervoltage Protection
- Cell Undervoltage Protection Compensated
- · Overcurrent in Charge Protection
- Overcurrent in Discharge Protection
- · Overload in Discharge Protection
- · Short Circuit in Charge Protection
- Short Circuit in Discharge Protection
- Overtemperature in Charge Protection
- Overtemperature in Discharge Protection
- Undertemperature in Charge Protection
- · Undertemperature in Discharge Protection
- Overtemperature FET protection
- Precharge Timeout Protection
- Host Watchdog Timeout Protection
- Fast Charge Timeout Protection
- · Overcharge Protection
- Overcharging Voltage Protection
- Overcharging Current Protection
- Over Precharge Current Protection

### 8.3.2 Secondary (2nd Level) Safety Features

The secondary safety features of the bq40z50-R2 can be used to indicate more serious faults via the FUSE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. See the bq40z50-R2 Technical Reference Manual (SLUUBK0) for detailed descriptions of each protection function.

The secondary safety features provide protection against:

- Safety Overvoltage Permanent Failure
- Safety Undervoltage Permanent Failure
- Safety Overtemperature Permanent Failure
- Safety FET Overtemperature Permanent Failure
- Qmax Imbalance Permanent Failure
- Impedance Imbalance Permanent Failure
- Capacity Degradation Permanent Failure
- Cell Balancing Permanent Failure
- Fuse Failure Permanent Failure
- PTC Permanent Failure
- Voltage Imbalance At Rest Permanent Failure
- Voltage Imbalance Active Permanent Failure
- Charge FET Permanent Failure
- Discharge FET Permanent Failure
- AFE Register Permanent Failure
- AFE Communication Permanent Failure



### **Feature Description (continued)**

- Second Level Protector Permanent Failure
- Instruction Flash Checksum Permanent Failure
- Open Cell Connection Permanent Failure
- · Data Flash Permanent Failure
- Open Thermistor Permanent Failure

#### 8.3.3 Charge Control Features

The bg40z50-R2 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range
- Handles more complex charging profiles. Allows for splitting the standard temperature range into two subranges and allows for varying the charging current according to the cell voltage
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts
- Reduces the charge difference of the battery cells in a fully charged state of the battery pack gradually using
  a voltage-based cell balancing algorithm during charging. A voltage threshold can be set up for cell balancing
  to be active. This prevents fully charged cells from overcharging and causing excessive degradation and also
  increases the usable pack energy by preventing premature charge termination.
- Supports precharging/zero-volt charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicates charge status via charge and discharge alarms

### 8.3.4 Gas Gauging

The bq40z50-R2 uses the Impedance Track algorithm to measure and calculate the available capacity in battery cells. The bq40z50-R2 accumulates a measure of charge and discharge currents and compensates the charge current measurement for the temperature and state-of-charge of the battery. The bq40z50-R2 estimates self-discharge of the battery and also adjusts the self-discharge estimation based on temperature. The device also has TURBO Mode 2.0 support, which enables the bq40z50-R2 to provide the necessary data for the MCU to determine what level of peak power consumption can be applied without causing a system reset or transient battery voltage level spike to trigger termination flags. See the bq40z50-R2 Technical Reference Manual (SLUUBK0) for further details.

### 8.3.5 Configuration

#### 8.3.5.1 Oscillator Function

The bq40z50-R2 fully integrates the system oscillators and does not require any external components to support this feature.

### 8.3.5.2 System Present Operation

The bq40z50-R2 checks the  $\overline{\text{PRES}}$  pin periodically (1 s). If  $\overline{\text{PRES}}$  input is pulled to ground by the external system, the bq40z50-R2 detects this as system present.

### 8.3.5.3 Emergency Shutdown

For battery maintenance, the emergency shutdown feature enables a push button action connecting the SHUTDN pin to shut down an embedded battery pack system before removing the battery. A high-to-low transition of the SHUTDN pin signals the bq40z50-R2 to turn off the CHG and DSG FETs, disconnecting the power from the system to safely remove the battery pack. The CHG and DSG FETs can be turned on again by another high-to-low transition detected by the SHUTDN pin or when a data flash configurable timeout is reached.

### 8.3.5.4 1-Series, 2-Series, 3-Series, or 4-Series Cell Configuration

In a 1-series cell configuration, VC4 is shorted to VC, VC2, and VC1. In a 2-series cell configuration, VC4 is shorted to VC3 and VC2. In a 3-series cell configuration, VC4 is shorted to VC3.



### **Feature Description (continued)**

### 8.3.5.5 Cell Balancing

The device supports cell balancing by bypassing the current of each cell during charging or at rest. If the device's internal bypass is used, up to 10 mA can be bypassed and multiple cells can be bypassed at the same time. Higher cell balance current can be achieved by using an external cell balancing circuit. In external cell balancing mode, only one cell at a time can be balanced.

The cell balancing algorithm determines the amount of charge needed to be bypassed to balance the capacity of all cells.

#### 8.3.6 Battery Parameter Measurements

### 8.3.6.1 Charge and Discharge Counting

The bq40z50-R2 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement.

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SRP and SRN terminals. The integrating ADC measures bipolar signals from -0.1~V to 0.1~V. The bq40z50-R2 detects charge activity when  $V_{SR} = V_{(SRP)} - V_{(SRN)}$  is positive, and discharge activity when  $V_{SR} = V_{(SRP)} - V_{(SRN)}$  is negative. The bq40z50-R2 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.26~nVh.

### 8.3.7 Battery Trip Point (BTP)

Required for WIN8 OS, the battery trip point (BTP) feature indicates when the RSOC of a battery pack has depleted to a certain value set in a DF register. This feature enables a host to program two capacity-based thresholds that govern the triggering of a BTP interrupt on the BTP\_INT pin, and the setting or clearing of the OperationStatus[BTP\_INT] on the basis of RemainingCapacity().

An internal weak pullup is applied when the BTP feature is active. Depending on the system design, an external pullup may be required to put on the BTP\_INT pin. See <u>PRES</u>, <u>BTP\_INT</u>, <u>DISP</u> for details.

#### 8.3.8 Lifetime Data Logging Features

The bq40z50-R2 offers lifetime data logging for several critical battery parameters. The following parameters are updated every 10 hours if a difference is detected between values in RAM and data flash:

- Maximum and Minimum Cell Voltages
- Maximum Delta Cell Voltage
- Maximum Charge Current
- Maximum Discharge Current
- Maximum Average Discharge Current
- Maximum Average Discharge Power
- Maximum and Minimum Cell Temperature
- Maximum Delta Cell Temperature
- Maximum and Minimum Internal Sensor Temperature
- Maximum FET Temperature
- Number of Safety Events Occurrences and the Last Cycle of the Occurrence
- Number of Valid Charge Termination and the Last Cycle of the Valid Charge Termination
- Number of Qmax and Ra Updates and the Last Cycle of the Qmax and Ra Updates
- Number of Shutdown Events
- Cell Balancing Time for Each Cell
  - (This data is updated every 2 hours if a difference is detected.)
- Total FW Runtime and Time Spent in Each Temperature Range (This data is updated every 2 hours if a difference is detected.)



### **Feature Description (continued)**

#### 8.3.9 Authentication

The bq40z50-R2 supports authentication by the host using SHA-1.

### 8.3.10 LED Display

The bq40z50-R2 can drive a 3-, 4-, or 5- segment LED display for remaining capacity indication and/or a permanent fail (PF) error code indication.

### 8.3.11 IATA Support

The bq40z50-R2 supports IATA with several new commands and procedures. See the bq40z50-R2 Technical Reference Manual (SLUUBK0) for further details.

### 8.3.12 Voltage

The bq40z50-R2 updates the individual series cell voltages at 0.25-s intervals. The internal ADC of the bq40z50-R2 measures the voltage, and scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track gas gauging.

#### 8.3.13 **Current**

The bq40z50-R2 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 1-m $\Omega$  to 3-m $\Omega$  typ. sense resistor.

### 8.3.14 Temperature

The bq40z50-R2 has an internal temperature sensor and inputs for four external temperature sensors. All five temperature sensor options can be individually enabled and configured for cell or FET temperature usage. Two configurable thermistor models are provided to allow the monitoring of cell temperature in addition to FET temperature, which use a different thermistor profile.

#### 8.3.15 Communications

The bq40z50-R2 uses SMBus v1.1 with MASTER mode and packet error checking (PEC) options per the SBS specification.

#### 8.3.15.1 SMBus On and Off State

The bq40z50-R2 detects an SMBus off state when SMBC and SMBD are low for two or more seconds. Clearing this state requires that either SMBC or SMBD transition high. The communication bus will resume activity within 1 ms.

### 8.3.15.2 SBS Commands

See the bq40z50-R2 Technical Reference Manual (SLUUBK0) for further details.

### 8.4 Device Functional Modes

The bq40z50-R2 supports three power modes to reduce power consumption:

- In NORMAL mode, the bq40z50-R2 performs measurements, calculations, protection decisions, and data updates in 250-ms intervals. Between these intervals, the bq40z50-R2 is in a reduced power stage.
- In SLEEP mode, the bq40z50-R2 performs measurements, calculations, protection decisions, and data
  updates in adjustable time intervals. Between these intervals, the bq40z50-R2 is in a reduced power stage.
  The bq40z50-R2 has a wake function that enables exit from SLEEP mode when current flow or failure is
  detected.
- In SHUTDOWN mode, the bq40z50-R2 is completely disabled.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The bq40z50-R2 is a gas gauge with primary protection support, and can be used with 1-series to 4-series Li-lon/Li Polymer battery packs. To implement and design a comprehensive set of parameters for a specific battery pack, users need the Battery Management Studio (bqStudio) graphical user-interface tool installed on a PC during development. The firmware installed on the bqStudio tool has default values for this product, which are summarized in the bq40z50-R2 Technical Reference Manual (SLUUBKO). Using the bqStudio tool, these default values can be changed to cater to specific application requirements during development once the system parameters, such as fault trigger thresholds for protection, enable/disable of certain features for operation, configuration of cells, chemistry that best matches the cell used, and more are known. This data is referred to as the "golden image."



# 9.2 Typical Applications




Figure 21. Application Schematic



## **Typical Applications (continued)**

### 9.2.1 Design Requirements

Table 1 shows the default settings for the main parameters. Use the bqStudio tool to update the settings to meet the specific application or battery pack configuration requirements.

The device should be calibrated before any gauging test. Follow the procedures on the bqStudio **Calibration** page to calibrate the device, and use the information on the bqStudio **Chemistry** page to update the match chemistry profile to the device.

**Table 1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE		
Cell Configuration	3s1p (3-series with 1 parallel) <sup>(1)</sup>		
Design Capacity	4400 mAh		
Device Chemistry	1210 (LiCoO2/graphitized carbon)		
Cell Overvoltage at Standard Temperature	4300 mV		
Cell Undervoltage	2500 mV		
Shutdown Voltage	2300 mV		
Overcurrent in CHARGE Mode	6000 mA		
Overcurrent in DISCHARGE Mode	-6000 mA		
Short Circuit in CHARGE Mode	0.1 V/Rsense across SRP, SRN		
Short Circuit in DISCHARGE Mode	0.1 V/Rsense across SRP, SRN		
Safety Overvoltage	4500 mV		
Cell Balancing	Disabled		
Internal and External Temperature Sensor	External temperature sensor is used.		
Undertemperature Charging	0°C		
Undertemperature Discharging	0°C		
BROADCAST Mode	Disabled		
Battery Trip Point (BTP) with active high interrupt	Disabled		

<sup>(1)</sup> When using the device the first time and if a 1-s or 2-s battery pack is used, then a charger or power supply should be connected to the PACK+ terminal to prevent device shutdown. Then update the cell configuration (see the bq40z50-R2 Technical Reference Manual [SLUUBK0] for details) before removing the charger connection.

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 High-Current Path

The high-current path begins at the PACK+ terminal of the battery pack. As charge current travels through the pack, it finds its way through protection FETs, a chemical fuse, the Li-lon cells and cell connections, and the sense resistor, and then returns to the PACK- terminal (see Figure 22). In addition, some components are placed across the PACK+ and PACK- terminals to reduce effects from electrostatic discharge.

#### 9.2.2.1.1 Protection FETs

Select the N-channel charge and discharge FETs for a given application. Most portable battery applications are a good match for the CSD17308Q3. The TI CSD17308Q3 is a 47A, 30-V device with Rds(on) of 8.2 m $\Omega$  when the gate drive voltage is 8 V.

If a precharge FET is used, R1 is calculated to limit the precharge current to the desired rate. Be sure to account for the power dissipation of the series resistor. The precharge current is limited to  $(V_{CHARGER} - V_{BAT})/R1$  and maximum power dissipation is  $(V_{CHARGER} - V_{bat})^2/R1$ .

The gates of all protection FETs are pulled to the source with a high-value resistor between the gate and source to ensure they are turned off if the gate drive is open.

Capacitors C1 and C2 help protect the FETs during an ESD event. Using two devices ensures normal operation if one becomes shorted. To have good ESD protection, the copper trace inductance of the capacitor leads must be designed to be as short and wide as possible. Ensure that the voltage ratings of both C1 and C2 are adequate to hold off the applied voltage if one of the capacitors becomes shorted.




Figure 22. bq40z50-R2 Protection FETs

#### 9.2.2.1.2 Chemical Fuse

The chemical fuse (Dexerials, Uchihashi, and so on) is ignited under command from either the bq294700 secondary voltage protection IC or from the FUSE pin of the gas gauge. Either of these events applies a positive voltage to the gate of Q5, shown in Figure 23, which then sinks current from the third terminal of the fuse, causing it to ignite and open permanently.

It is important to carefully review the fuse specifications and match the required ignition current to that available from the N-channel FET. Ensure that the proper voltage, current, and Rds(on) ratings are used for this device. The fuse control circuit is discussed in detail in *FUSE Circuitry*.




Figure 23. FUSE Circuit

#### 9.2.2.1.3 Li-lon Cell Connections

For cell connections, it is important to remember that high current flows through the top and bottom connections; therefore, the voltage sense leads at these points must be made with a Kelvin connection to avoid any errors due to a drop in the high-current copper trace. The location marked 4P in Figure 24 indicates the Kelvin connection of the most positive battery node. The connection marked 1N is equally important. The VC5 pin (a ground reference for cell voltage measurement), which is in the older generation devices, is not in the bq40z50-R2 device. Therefore, the single-point connection at 1N to the low-current ground is needed to avoid an unwanted voltage drop through long traces while the gas gauge is measuring the bottom cell voltage.






Figure 24. Li-Ion Cell Connections

#### 9.2.2.1.4 Sense Resistor

As with the cell connections, the quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50 ppm in order to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the bq40z50-R2 device. Select the smallest value possible to minimize the negative voltage generated on the bq40z50-R2  $V_{SS}$  node(s) during a short circuit. This pin has an absolute minimum of -0.3 V. Parallel resistors can be used as long as good Kelvin sensing is ensured. The device is designed to support a  $1-m\Omega$  to  $3-m\Omega$  sense resistor.

The bq40z50-R2 ground scheme is different from that of the older generation devices. In previous devices, the device ground (or low current ground) is connected to the SRN side of the R<sub>SENSE</sub> resistor pad. In the bq40z50-R2 device, however, it connects the low-current ground on the SRP side of the R<sub>SENSE</sub> resistor pad close to the battery 1N terminal (see *Li-lon Cell Connections*). This is because the bq40z50-R2 device has one less VC pin (a ground reference pin VC5) compared to the previous devices. The pin was removed and was internally combined to SRP.




Figure 25. Sense Resistor

#### 9.2.2.1.5 ESD Mitigation

A pair of series 0.1-µF ceramic capacitors is placed across the PACK+ and PACK- terminals to help in the mitigation of external electrostatic discharges. The two devices in series ensure continued operation of the pack if one of the capacitors becomes shorted.

Optionally, a tranzorb such as the SMBJ2A can be placed across the terminals to further improve ESD immunity.

#### 9.2.2.2 Gas Gauge Circuit

The gas gauge circuit includes the bq40z50-R2 and its peripheral components. These components are divided into the following groups: differential low-pass filter, PBI, system present, SMBus communication, fuse circuit, and LED.

#### 9.2.2.2.1 Coulomb-Counting Interface

The bq40z50-R2 uses an integrating delta-sigma ADC for current measurements. Add a  $100-\Omega$  resistor from the sense resistor to the SRP and SRN inputs of the device. Place a  $0.1-\mu F$  (C18) filter capacitor across the SRP and SRN inputs.




Figure 26. Differential Filter

#### 9.2.2.2.2 Power Supply Decoupling and PBI

The bq40z50-R2 device has an internal LDO that is internally compensated and does not require an external decoupling capacitor.

The PBI pin is used as a power supply backup input pin providing power during brief transient power outages. A standard 2.2-µF ceramic capacitor is connected from the PBI pin to ground, as shown in Figure 27.




Figure 27. Power Supply Decoupling

#### 9.2.2.2.3 System Present

The System Present signal informs the gas gauge whether the pack is installed into or removed from the system. In the host system, this pin is grounded. The PRES pin of the bq40z50-R2 device is occasionally sampled to test for system present. To save power, an internal pullup is provided by the gas gauge during a brief 4- $\mu$ s sampling pulse once per second. A resistor can be used to pull the signal low and the resistance must be 20 k $\Omega$  or lower to ensure that the test pulse is lower than the VIL limit. The pullup current source is typically 10  $\mu$ A to 20  $\mu$ A.






Figure 28. System Present Pull-Down Resistor

Because the System Present signal is part of the pack connector interface to the outside world, it must be protected from external electrostatic discharge events. The PRES pin has integrated ESD protection to 2 kV. External protection can be added to support higher ESD protection requirements. The TPD1E10B06 single-channel ESD protection diode (U2) can protect the input up to 30 kV, and the R8 reduces the holding current to release the internal SCR in the event that it triggers.




Figure 29. System Present ESD and Short Protection

#### 9.2.2.2.4 SMBus Communication

The SMBus clock and data pins have integrated high-voltage ESD protection circuits; however, adding TPD1E10B06 ESD protection diodes (U4 and U5) and series resistors (R24 and R25) provides more robust ESD performance.

The SMBus clock and data lines have internal pulldown. When the gas gauge senses that both lines are low (such as during removal of the pack), the device performs auto-offset calibration and then goes into SLEEP mode to conserve power.




Figure 30. ESD Protection for SMBus Communication

#### 9.2.2.2.5 FUSE Circuitry

The FUSE pin of the bq40z50-R2 device is designed to ignite the chemical fuse if one of the various safety criteria is violated. The FUSE pin also monitors the state of the secondary-voltage protection IC. Q5 ignites the chemical fuse when its gate is high. The 7-V output of the bq294700 is divided by R18 and R19, which provides adequate gate drive for Q5 while guarding against excessive back current into the bq294700 if the FUSE signal is high.

Using C7 is generally a good practice, especially for RFI immunity. C7 may be removed, if desired, because the chemical fuse is a comparatively slow device and is not affected by any sub-microsecond glitches that come from the FUSE output during the cell connection process.

If the AFEFUSE output is not used, it should be connected to VSS.




Figure 31. FUSE Circuit

When the bq40z50-R2 device is commanded to ignite the chemical fuse, the FUSE pin activates to give a typical 8-V output. The new design makes it possible to use a higher Vgs FET for Q5. This improves the robustness of the system, as well as widens the choices for Q5.

#### 9.2.2.3 Secondary-Current Protection

The bq40z50-R2 device provides secondary overcurrent and short-circuit protection, cell balancing, cell voltage multiplexing, and voltage translation. The following section examines cell and battery inputs, pack and FET control, temperature output, and cell balancing.



#### 9.2.2.3.1 Cell and Battery Inputs

Each cell input is conditioned with a simple RC filter, which provides ESD protection during cell connect and acts to filter unwanted voltage transients. The resistor value allows some trade-off for cell balancing versus safety protection.

The integrated cell balancing FETs enable the AFE to bypass cell current around a given cell or numerous cells, effectively balancing the entire battery stack. External series resistors placed between the cell connections and the VCx I/O pins set the balancing current magnitude. The internal FETs provide a 200- $\Omega$  resistance (2 V < VDS < 4 V). Series input resistors between 100  $\Omega$  and 300  $\Omega$  are recommended for effective cell balancing.

The BAT input uses a diode (D1) to isolate and decouple it from the cells in the event of a transient dip in voltage caused by a short-circuit event.

Also, as described in *High-Current Path*, the top and bottom nodes of the cells must be sensed at the battery connections with a Kelvin connection to prevent voltage sensing errors caused by a drop in the high-current PCB copper.




Figure 32. Cell and BAT Inputs

#### 9.2.2.3.2 External Cell Balancing

Internal cell balancing can only support up to 10 mA. External cell balancing is provided as another option for faster cell balancing. For details, refer to the application note, *Fast Cell Balancing Using External MOSFET* (SLUA420).

#### 9.2.2.3.3 PACK and FET Control

The PACK and  $V_{CC}$  inputs provide power to the bq40z50-R2 device from the charger. The PACK input also provides a method to measure and detect the presence of a charger. The PACK input uses a 10-k $\Omega$  resistor; whereas, the  $V_{CC}$  input uses an internal diode to guard against input transients and prevent a misoperation of the gate driver during short-circuit events.




Figure 33. bq40z50-R2 PACK and FET Control

The N-channel charge and discharge FETs are controlled with 5.1-k $\Omega$  series gate resistors, which provide a switching time constant of a few microseconds. The 10-M $\Omega$  resistors ensure that the FETs are off in the event of an open connection to the FET drivers. Q4 is provided to protect the discharge FET (Q3) in the event of a reverse-connected charger. Without Q4, Q3 can be driven into its linear region and suffer severe damage if the PACK+ input becomes slightly negative.

Q4 turns on in that case to protect Q3 by shorting its gate to source. To use the simple ground gate circuit, the FET must have a low gate turn-on threshold. If it is desired to use a more standard device, such as the 2N7002 as the reference schematic, the gate should be biased up to 3.3 V with a high-value resistor. The bq40z50-R2 device has the capability to provide a current-limited charging path typically used for low battery voltage or low temperature charging. The bq40z50-R2 device uses an external P-channel, precharge FET controlled by PCHG.

#### 9.2.2.3.4 Temperature Output

For the bq40z50-R2 device, TS1, TS2, TS3, and TS4 provide thermistor drive-under program control. Each pin can be enabled with an integrated 18-k $\Omega$  (typical) linearization pullup resistor to support the use of a 10-k $\Omega$  at 25°C (103) NTC external thermistor, such as a Mitsubishi BN35-3H103. The reference design includes four 10-k $\Omega$  thermistors: RT2, RT3, RT4, and RT5. The bq40z50-R2 device supports up to four external thermistors. Connect unused thermistor pins to V<sub>SS</sub>.






Figure 34. Thermistor Drive

#### 9.2.2.3.5 LEDs

Three LED control outputs provide constant current sinks for the driving external LEDs. These outputs are configured to provide voltage and control for up to 5 LEDs. No external bias voltage is required. Unused LEDCNTL pins can remain open or they can be connected to  $V_{SS}$ . The  $\overline{DISP}$  pin should be connected to  $V_{SS}$ , if the LED feature is not used.




Figure 35. LEDs

### 9.2.2.3.6 Safety PTC Thermistor

The bq40z50-R2 device provides support for a safety PTC thermistor. The PTC thermistor is connected between the PTC and BAT pins. It can be placed close to the CHG/DSG FETs to monitor the temperature. The PTC pin monitors the voltage at the pin and will trip if the thermistor resistance exceeds the defined threshold. A PTC fault is one of the permanent failure modes. It can only be cleared by a POR.

To disable, connect PTC and PTCEN to VSS.




Figure 36. PTC Thermistor

## TEXAS INSTRUMENTS

### 9.2.3 Application Curves




Figure 37. Overcurrent Discharge Protection Threshold vs.
Temperature




Figure 38. Short Circuit Charge Protection Threshold vs.
Temperature




Figure 39. Short Circuit Discharge 1 Protection Threshold vs. Temperature




Figure 40. Short Circuit Discharge 2 Protection Threshold vs. Temperature




Figure 41. Overcurrent Delay Time vs. Temperature




Figure 42. Short Circuit Charge Current Delay Time vs. Temperature



## 10 Power Supply Recommendations

The device manages its supply voltage dynamically according to the operation conditions. Normally, the BAT input is the primary power source to the device. The BAT pin should be connected to the positive termination of the battery stack. The input voltage for the BAT pin ranges from 2.2 V to 26 V.

The VCC pin is the secondary power input, which activates when the BAT voltage falls below minimum  $V_{CC}$ . This enables the device to source power from a charger (if present) connected to the PACK pin. The VCC pin should be connected to the common drain of the CHG and DSG FETs. The charger input should be connected to the PACK pin.

## 11 Layout

### 11.1 Layout Guidelines

A battery fuel gauge circuit board is a challenging environment due to the fundamental incompatibility of high-current traces and ultra-low current semiconductor devices. The best way to protect against unwanted trace-to-trace coupling is with a component placement, such as that shown in Figure 43, where the high-current section is on the opposite side of the board from the electronic devices. Clearly, this is not possible in many situations due to mechanical constraints. Still, every attempt should be made to route high-current traces away from signal traces, which enter the bq40z50-R2 directly. IC references and registers can be disturbed and in rare cases damaged due to magnetic and capacitive coupling from the high-current path.

#### NOTE

During surge current and ESD events, the high-current traces appear inductive and can couple unwanted noise into sensitive nodes of the gas gauge electronics, as illustrated in Figure 44.




Figure 43. Separating High- and Low-Current Sections Provides an Advantage in Noise Immunity



## **Layout Guidelines (continued)**




Figure 44. Avoid Close Spacing Between High-Current and Low-Level Signal Lines

Kelvin voltage sensing is extremely important in order to accurately measure current and top and bottom cell voltages. Place all filter components as close as possible to the device. Route the traces from the sense resistor in parallel to the filter circuit. Adding a ground plane around the filter network can add additional noise immunity. Figure 45 and Figure 46 demonstrates correct Kelvin current sensing.




Figure 45. Sensing Resistor PCB Layout





Figure 46. Sense Resistor, Ground Shield, and Filter Circuit Layout



## **Layout Guidelines (continued)**

## 11.1.1 Protector FET Bypass and Pack Terminal Bypass Capacitors

Use wide copper traces to lower the inductance of the bypass capacitor circuit. Figure 47 shows an example layout, demonstrating this technique.



Copyright © 2016, Texas Instruments Incorporated

Figure 47. Use Wide Copper Traces to Lower the Inductance of Bypass Capacitors C1, C2, and C3

### 11.1.2 ESD Spark Gap

Protect SMBus clock, data, and other communication lines from ESD with a spark gap at the connector. The pattern in Figure 48 is recommended, with 0.2-mm spacing between the points.




Figure 48. Recommended Spark-Gap Pattern Helps Protect Communication Lines from ESD

## 11.2 Layout Example




Figure 49. Top Layer



# **Layout Example (continued)**




Figure 50. Internal Layer 1




Figure 51. Internal Layer 2




Figure 52. Bottom Layer



### 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

如需相关文档,请参阅《bq40z50-R2 技术参考手册》(SLUUBK0)。

### 12.2 接收文档更新通知

要接收文档更新通知,请转至 Tl.com 上的器件产品文件夹。单击右上角的**通知我** 进行注册,即可每周接收产品信 息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 12.4 商标

Impedance Track, 阻抗跟踪, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



LSD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更,恕不另行通知 和修订此文档。如欲获取此产品说明书的浏览器版本,请参阅左侧的导航。



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
BQ40Z50RSMR-R2	ACTIVE	VQFN	RSM	32	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ40Z50	Samples
BQ40Z50RSMT-R2	ACTIVE	VQFN	RSM	32	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ40Z50	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 11-Jan-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ40Z50RSMR-R2	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ40Z50RSMT-R2	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 11-Jan-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
BQ40Z50RSMR-R2	VQFN	RSM	32	3000	367.0	367.0	35.0	
BQ40Z50RSMT-R2	VQFN	RSM	32	250	210.0	185.0	35.0	

4 x 4, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司