

TDA4VM Jacinto™ Automotive Processors for ADAS and Autonomous Vehicles Silicon Revision 1.0

1 Device Overview

1.1 Features

Processor cores:

- C7x floating point, vector DSP, up to 1.0 GHz, 80 GFLOPS, 256 GOPS
- Deep-learning matrix multiply accelerator (MMA), up to 8 TOPS (8b) at 1.0 GHz
- Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators
- Depth and Motion Processing Accelerators (DMPAC)
- Dual 64-bit Arm® Cortex®-A72 microprocessor subsystem at up to 1.8 GHz, 22K DMIPS
 - 1MB shared L2 cache per dual-core Cortex®-A72 cluster
 - 32KB L1 DCache and 48KB L1 ICache per Cortex®-A72 core
- Six Arm® Cortex®-R5F MCUs at up to 1.0 GHz, 12K DMIPS
 - 64K L2 RAM per core memory
 - Two Arm® Cortex®-R5F MCUs in isolated MCU subsystem
 - Four Arm® Cortex®-R5F MCUs in general compute partition
- Two C66x floating point DSP, up to 1.35 GHz, 40 GFLOPS, 160 GOPS
- 3D GPU PowerVR® Rogue 8XE GE8430, up to 750 MHz, 96 GFLOPS, 6 Gpix/sec
- Custom-designed interconnect fabric supporting near max processing entitlement

Memory subsystem:

- Up to 8MB of on-chip L3 RAM with ECC and coherency
 - ECC error protection
 - Shared coherent cache
 - Supports internal DMA engine
- External Memory Interface (EMIF) module with ECC
 - Supports LPDDR4 memory types
 - Supports speeds up to 3733 MT/s
 - 32-bit data bus with inline ECC up to 14.9GB/s
- General-Purpose Memory Controller (GPMC)
- 512KB on-chip SRAM in MAIN domain, protected by ECC

Safety: targeted to meet ASIL-D for MCU island and ASIL-B for main processor

- Integrated MCU island subsystem of Dual Arm® Cortex®-R5F cores with floating point coprocessor and optional lockstep operation, targeted to meet ASIL-D safety requirements/certification
 - 512B Scratchpad RAM memory
 - Up to 1MB on-chip RAM with ECC dedicated for R5F
 - Integrated Cortex®-R5F MCU island isolated on separate voltage and clock domains
 - Dedicated memory and interfaces capable of being isolated from the larger SoC
- The TDA4VM main processor is targeted to meet ASIL-B safety requirements/certification
 - Widespread ECC protection of on-chip memory and interconnect
 - Built-in self-test (BIST) and fault-injection for CPU and on-chip RAM
 - Error Signaling Module (ESM) with error pin
 - Runtime safety diagnostics, voltage, temperature, and clock monitoring, windowed watchdog timers, CRC engine for memory integrity checks
 - Safety documentation available for applications required to meet ISO 26262 requirements

Device security:

- Secure boot with secure runtime support
- Customer programmable root key, up to RSA-4K or ECC-512
- Embedded hardware security module
- Crypto hardware accelerators – PKA with ECC, AES, SHA, RNG, DES and 3DES

High speed serial interfaces:

- Integrated ethernet switch supporting (total of 8 external ports)
 - Up to eight 2.5Gb SGMII
 - Up to eight RMII (10/100) or RGMII (10/100/1000)
 - Up to two QSGMII
- Up to four PCI-Express® (PCIe) Gen3 controllers
 - Up to two lanes per controller



- Gen1 (2.5GT/s), Gen2 (5.0GT/s), and Gen3 (8.0GT/s) operation with auto-negotiation
- Two USB 3.0 dual-role device (DRD) subsystem
 - Two enhanced SuperSpeed Gen1 Ports
 - Each port supports Type-C switching
 - Each port independently configurable as USB host, USB peripheral, or USB DRD

Automotive interfaces:

- Sixteen Modular Controller Area Network (MCAN) modules with full CAN-FD support

Capture subsystem:

- Two CSI2.0 4L RX plus One CSI2.0 4L TX
 - 2.5Gbps RX throughput per lane (20Gbps total)

Display subsystem:

- One eDP/DP interface with Multi-Display Support (MST)
 - HDCP1.4/HDCP2.2 high-bandwidth digital content protection
- One DSI TX (up to 2.5K)
- Up to two DPI

Audio interfaces:

- Twelve Multichannel Audio Serial Port (MCASP) modules

1.2 Applications

- [Advanced surround view and park assistance systems](#)
- [Autonomous sensor fusion / perception systems including camera, radar and lidar sensors](#)

Video acceleration:

- Ultra-HD video, one (3840 × 2160p, 60 fps), or two (3840 × 2160p, 30 fps) H.264/H.265 decode
- Full-HD video, four (1920 × 1080p, 60 fps), or eight (1920 × 1080p, 30 fps) H.264/H.265 decode
- Full-HD video, one (1920 × 1080p, 60 fps), or up to three (1920 × 1080p, 30 fps) H.264 encode

Flash memory interfaces:

- Embedded MultiMediaCard Interface (eMMC™ 5.1)
- Universal Flash Storage (UFS 2.1) interface with two lanes
- Two Secure Digital® 3.0/Secure Digital Input Output 3.0 interfaces (SD3.0/SDIO3.0)
- Two simultaneous flash interfaces configured as
 - One OSPI and one QSPI flash interfaces
 - or HyperBus™ and QSPI flash interface

System-on-Chip (SoC) architecture:

- 16-nm FinFET technology
- 24 mm × 24 mm, 0.8-mm pitch, 827-pin FCBGA (ALF), enables IPC class 3 PCB routing

TPS6594-Q1 Companion Power Management ICs (PMIC):

- Functional Safety support up to ASIL-D
- Flexible mapping to support different use cases

- [Mono and multi-sensor Front camera systems](#)
- [Next generation eMirror systems](#)

1.3 Description

The TDA4VM processor family is based on the evolutionary Jacinto™ 7 architecture, targeted at ADAS and Autonomous Vehicle (AV) applications and built on extensive market knowledge accumulated over a decade of TI's leadership in the ADAS processor market. The TDA4VM provides high performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced automotive platforms supporting multiple sensor modalities in centralized ECUs or stand-alone sensors. Key cores include next generation DSP with scalar and vector cores, dedicated deep learning and traditional algorithm accelerators, latest Arm and GPU processors for general compute, an integrated next generation imaging subsystem (ISP), video codec, Ethernet hub and isolated MCU island. All protected by automotive grade safety and security hardware accelerators.

Key Performance Cores Overview

The “C7x” next generation DSP combines TI's industry leading DSP and EVE cores into a single higher performance core and adds floating point vector calculation capabilities, enabling backward compatibility for legacy code while simplifying software programming. The new “MMA” deep learning accelerator enables performance up to 8 TOPS within the lowest power envelope in the industry when operating at the typical automotive worst case junction temperature of 125°C. The dedicated ADAS/AV hardware accelerators provide vision pre-processing plus distance and motion processing with no impact on system performance.

General Compute Cores and Integration Overview

Separate dual core cluster configuration of Arm® Cortex®-A72 facilitates multi-OS applications with minimal need for a software hypervisor. Up to 4 Arm® Cortex®-R5F subsystems enable low-level, timing critical processing tasks to leave the Arm® Cortex®-A72's unencumbered for applications. The integrated “8XE GE8430” GPU offers up to 100 GFLOPS to enable dynamic 3D rendering for enhanced viewing applications. Building on the existing world-class ISP, TI's 7th generation ISP includes flexibility to process a broader sensor suite, support for higher bit depth, and features targeting analytics applications. Integrated diagnostics and safety features support operations up to ASIL-D levels while the integrated security features protect data against modern day attacks. To enable systems requiring heavy data bandwidth, a PCIe hub and Gigabit Ethernet switch are included along with CSI-2 ports to support throughput for many sensor inputs. To further the integration, the TDA4VM family also includes an MCU island eliminating the need for an external system microcontroller.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE
XTDA4VMXXGALF	FCBGA (827)	24.0 mm x 24.0 mm

(1) For more information, see [Section 9, Mechanical, Packaging, and Orderable Information](#).

1.4 Functional Block Diagram

Figure 1-1 is functional block diagram for the device.

ADVANCE INFORMATION



- (1) This interface is located on the MCU Island but is available for the full system to access.
- (2) DP, SGMII, USB3.0, and PCIe[3:0] share total of twelve SerDes lanes.
- (3) Two simultaneous flash interfaces configured as OSPI0 and OSPI1, or HyperBus™ and OSPI1.

Figure 1-1. Functional Block Diagram

Table of Contents

1	Device Overview	1	5.9	Thermal Resistance Characteristics	164
1.1	Features	1	5.10	Thermal Resistance Characteristics	164
1.2	Applications	2	5.11	Timing and Switching Characteristics	165
1.3	Description	3	6	Detailed Description	278
1.4	Functional Block Diagram	4	6.1	Overview	278
2	Revision History	6	6.2	Processor Subsystems	279
3	Device Comparison	7	6.3	Accelerators and Coprocessors	281
3.1	Related Products	9	6.4	Other Subsystems	284
4	Terminal Configuration and Functions	10	7	Applications, Implementation, and Layout	293
4.1	Pin Diagram	10	7.1	Power Supply Mapping	293
4.2	Pin Attributes	10	7.2	Device Connection and Layout Fundamentals	295
4.3	Signal Descriptions	76	7.3	Peripheral- and Interface-Specific Design Information	297
4.4	Pin Multiplexing	132	8	Device and Documentation Support	302
4.5	Connections for Unused Pins	146	8.1	Device Nomenclature	302
5	Specifications	149	8.2	Tools and Software	304
5.1	Absolute Maximum Ratings	150	8.3	Documentation Support	305
5.2	ESD Ratings	152	8.4	Support Resources	305
5.3	Power-On-Hour (POH) Limits ⁽¹⁾⁽²⁾⁽³⁾	152	8.5	Trademarks	305
5.4	Recommended Operating Conditions	152	8.6	Electrostatic Discharge Caution	305
5.5	Operating Performance Points	154	8.7	Glossary	305
5.6	Power Consumption Summary	155	9	Mechanical, Packaging, and Orderable Information	306
5.7	Electrical Characteristics	155	9.1	Packaging Information	306
5.8	VPP Specifications for One-Time Programmable (OTP) eFuses	162			

2 Revision History

Changes from October 19, 2019 to December 15, 2019 (from D Revision (October 2019) to E Revision)	Page
• Updated Features list	1
• Added PMIC information in Section 1.1, Features	2
• Added hyperlinks to Section 1.2, Applications	2
• Updated WDT and RTI/WWDT to WWDT in Section 1.4, Functional Block Diagram	4
• Removed RPAC from Table 3-1, Device Comparison	7
• Added hyperlink to header device name in Table 3-1, Device Comparison	7
• Updated part number in Table 3-1, Device Comparison	8
• Added notes for MCU_BOOTMODE and BOOTMODE pins	10
• Updated VMON signals in Table 4-1, Pin Attributes	10
• Updated the I/O VOLTAGE VALUE column in Table 4-1, Pin Attributes for USB0_VBUS (ball AC7) and USB1_VBUS (ball AD8) from 5 V to 3.3 V	10
• Added note for ADC GPI mode in Section 4.3.1, ADC	76
• Added note for external pull-up resistor to Table 4-87, MMC0 Signal Descriptions	106
• Updated the wrong offset values for PADCONFIG registers from 0010*** to 0001***	132
• Updated Table 4-126, Unused Balls Specific Connection Requirements . Added Table 4-127, Reserved Balls to Reserved Balls Specific Connection Requirements	146
• Updated VMON signals in Section 5.1, Absolute Maximum Ratings and Section 5.4, Recommended Operating Conditions	150
• Updated VDDA_ADC0/1_MCU to VDDA_ADC0/1 in Section 5.1, Absolute Maximum Ratings and Section 5.4, Recommended Operating Conditions and updated Table 5-9, Analog ADC DC Electrical Characteristics	150
• Updated MLB PLL and DDR PLL min/max values in Section 5.1 Absolute Maximum Ratings table	150
• Updated parameters in Section 5.2, ESD Ratings	152
• Added a note in Section 5.3, Power-On-Hour (POH) Limits	152
• Updated descriptions in Section 5.4, Recommended Operating Conditions	152
• Added missing values in Table 5-9, Analog ADC DC Electrical Characteristics and Table 5-10, AUXPHY DP Buffers DC Electrical Characteristics	158
• Added Section 5.11.5.1, ATL	186
• Added timing parameters for Section 5.11.5.15, I3C	230
• Updated Setup and Hold time values for SPI Master Mode in Table 5-81	237
• Updated timing specification values in Section 5.11.5.20.1, MMCSD0 - eMMC Interface	242
• Updated timing specification values in Section 5.11.5.20.2, MMCSDi — MMCSD1 and MMCSD2 — SD/SDIO Interface	249
• Updated RTI to WWDT in Section 6, Detailed Description	291
• Added new Power Supply Mapping section in Section 7, Applications, Implementation, and Layout	293
• Added new Section 7.3.4, System Power Supply Monitor Design Guidelines	300
• Updated Figure 8-1 Printed Device Reference to remove TDA symbolization	302
• Updated part number in Table 8-1, Nomenclature Description	304

3 Device Comparison

Table 3-1 shows the features of the SoC.

Table 3-1. Device Comparison⁽⁵⁾

FEATURES	REFERENCE NAME	TDA4VM
Features		
CTRLMMR_WKUP_JTAG_DEVICE_ID[31:11] DEVICE_ID register bit field value ⁽⁴⁾⁽⁵⁾		TDA4VM88
PROCESSORS AND ACCELERATORS		
Speed Grades		See Table 5-1
Arm Cortex-A72 Microprocessor Subsystem	Arm A72	Dual Core
Arm Cortex-R5F ⁽³⁾	Arm R5F	Quad Core
Device Management Security Controller	DMSC	Yes
C7x Floating Point, Vector DSP	C7x DSP	Yes
Deep Learning Accelerator	MMA	Yes
Two C66x Floating Point DSP	C66x DSP	Yes
Graphics Accelerator 3D GPU PowerVR Rogue 8XE GE8430	GPU	Yes
Depth and Motion Processing Accelerators	DMPAC	Yes
Vision Processing Accelerators	VPAC	Yes
Security Accelerators	SA	Yes
Video Encoder / Decoder	VENC/ VDEC	Yes
MCU Island with Lockstep Arm Cortex-R5Fs	Safety	Yes
PROGRAM AND DATA STORAGE		
On-Chip Shared Memory (RAM) in MAIN Domain	OCSRAM	512KB SRAM
On-Chip Shared Memory (RAM) in MCU Domain	MCU_MSRAM	1MB SRAM
Multicore Shared Memory Controller	MSMC	8MB (On-Chip SRAM with ECC)
LPDDR4 DDR Subsystem	DDRSS	Up to 32GB (32-bit data) with inline ECC
	SECCDED	7-Bit
General-Purpose Memory Controller	GPMC	Up to 1GB with ECC
PERIPHERALS		
Display Subsystem	DSS	Yes
Modular Controller Area Network Interface with Full CAN-FD Support	MCAN	16
General-Purpose I/O	GPIO	Up to 226
Inter-Integrated Circuit Interface	I2C	9
Improved Inter-Integrated Circuit Interface	I3C	3
Media Local Bus Subsystem (MLBSS)	MLBSS	No
Analog-to-Digital Converter	ADC	2
Capture Subsystem with Camera Serial Interface (CSI2)	CSI2.0 4L RX	2
	CSI2.0 4L TX	1
Multichannel Serial Peripheral Interface	MCSPi	11

ADVANCE INFORMATION

Table 3-1. Device Comparison⁽⁵⁾ (continued)

FEATURES	REFERENCE NAME	TDA4VM
Multichannel Audio Serial Port	MCASP0	16 Serializers
	MCASP1	12 Serializers
	MCASP2	6 Serializers
	MCASP3	4 Serializers
	MCASP4	4 Serializers
	MCASP5	4 Serializers
	MCASP6	4 Serializers
	MCASP7	4 Serializers
	MCASP8	4 Serializers
	MCASP9	4 Serializers
	MCASP10	8 Serializers
MCASP11	8 Serializers	
MultiMedia Card/ Secure Digital Interface	MMCSD0	eMMC (8-bits)
	MMCSD1	SD/SDIO (4-bits)
	MMCSD2	SD/SDIO (4-bits)
Universal Flash Storage	UFS 2L	Yes (2 Lanes)
Flash Subsystem (FSS)	OSPI0	8-bits ⁽²⁾
	OSPI1 ⁽⁶⁾	4-bits
	HyperBus	Yes ⁽²⁾
4x PCI Express Port with Integrated PHY	PCIE0	Up to Two Lanes ⁽¹⁾
	PCIE1	Up to Two Lanes ⁽¹⁾
	PCIE2	Up to Two Lanes ⁽¹⁾
	PCIE3	Up to Two Lanes ⁽¹⁾
2x Programmable Real-Time Unit Subsystem and TSN Communication Subsystem (Ethernet Subsystem)	PRU_ICSSG0	2 x RGMII
	PRU_ICSSG1	2 x SGMII or 2 x RGMII ⁽¹⁾
Gigabit Ethernet Interface	CPSW2G	RMII or RGMII
	CPSW9G	8 x RMII, 6 x RGMII, 8 x SGMII ⁽¹⁾
General-Purpose Timers	TIMER	16
Enhanced High Resolution Pulse-Width Modulator Module	eHRPWM	6
Enhanced Capture Module	eCAP	3
Enhanced Quadrature Encoder Pulse Module	eQEP	3
Universal Asynchronous Receiver and Transmitter	UART	11
Universal Serial Bus (USB3.1) SuperSpeed Dual-Role-Device (DRD) Ports with SS PHY	USB0	Yes ⁽¹⁾
	USB1	Yes ⁽¹⁾

(1) DP, SGMII, USB3.0, and PCIE[3:0] share total of twelve SerDes lanes.

(2) Two simultaneous flash interfaces configured as OSPI0 and OSPI1, or HyperBus and OSPI1.

(3) Device supports features to aid in functional safety system designs such as lockstep Arm R5F if the part number is designated with the F option.

(4) For more details about the CTRLMMR_WKUP_JTAG_DEVICE_ID register and DEVICE_ID bit field, see the device TRM.

(5) XJ721EGALF is the base part number for the superset device. Software should constrain the features used to match the intended production device.

(6) OSPI1 module only pins out 4 pins and is referred to as QSPI in some contexts.

3.1 Related Products

Companion Products for TDA4VM Review products that are frequently purchased or used in conjunction with this product.

Reference Designs for TDA4VM TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jump-start your system design, all TI Designs include schematic or block diagrams, BOMs and design files to speed your time to market. Search and download designs at ti.com/tidesigns.

4 Terminal Configuration and Functions

4.1 Pin Diagram

NOTE

The terms "ball", "pin", and "terminal" are used interchangeably throughout the document. An attempt is made to use "ball" only when referring to the physical package.

Figure 4-1 shows the ball locations for the 827-ball flip chip ball grid array (FCBGA) package that are used in conjunction with Table 4-1 through to locate signal names and ball grid numbers.




Figure 4-1. ALF FCBGA-N827 Pin Diagram (Bottom View)

4.2 Pin Attributes

NOTE

MCU_BOOTMODE pins are latched on the rising edge of MCU_PORz_OUT. BOOTMODE pins are latched on the rising edge of PORz_OUT.

Table 4-1. Pin Attributes

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
U7	CAP_VDDS0	CAP_VDDS0		CAP									
K23	CAP_VDDS0_MCU	CAP_VDDS0_MCU		CAP									
AB21	CAP_VDDS1	CAP_VDDS1		CAP									
J18	CAP_VDDS1_MCU	CAP_VDDS1_MCU		CAP									
Y18	CAP_VDDS2	CAP_VDDS2		CAP									
J19	CAP_VDDS2_MCU	CAP_VDDS2_MCU		CAP									
W21	CAP_VDDS3	CAP_VDDS3		CAP									
AA22	CAP_VDDS4	CAP_VDDS4		CAP									
R22	CAP_VDDS5	CAP_VDDS5		CAP									
V22	CAP_VDDS6	CAP_VDDS6		CAP									
B20	CSI0_RXCLKN	CSI0_RXCLKN		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
A21	CSI0_RXCLKP	CSI0_RXCLKP		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
F16	csi0_rxcilib	CSI0_RXRCALIB		A	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
F15	csi1_rxcilib	CSI1_RXRCALIB		A	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
B17	CSI1_RXCLKN	CSI1_RXCLKN		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
A18	CSI1_RXCLKP	CSI1_RXCLKP		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
B19	CSI0_RXN0	CSI0_RXN0		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
D18	CSI0_RXN1	CSI0_RXN1		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
D17	CSI0_RXN2	CSI0_RXN2		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
E16	CSI0_RXN3	CSI0_RXN3		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
A20	CSI0_RXP0	CSI0_RXP0		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
C19	CSI0_RXP1	CSI0_RXP1		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
C18	CSI0_RXP2	CSI0_RXP2		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
E17	CSI0_RXP3	CSI0_RXP3		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
B16	CSI1_RXN0	CSI1_RXN0		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
D15	CSI1_RXN1	CSI1_RXN1		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
D14	CSI1_RXN2	CSI1_RXN2		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
E13	CSI1_RXN3	CSI1_RXN3		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
A17	CSI1_RXP0	CSI1_RXP0		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
C16	CSI1_RXP1	CSI1_RXP1		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
C15	CSI1_RXP2	CSI1_RXP2		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		
E14	CSI1_RXP3	CSI1_RXP3		I	OFF		1.8 V	VDDA_0P8_CSI RX / VDDA_1P8_CSI RX		D-PHY	TBD		

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
J1	ddr0_ckn	DDR0_CKN		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
H1	ddr0_ckp	DDR0_CKP		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
K6	ddr0_resen	DDR0_RESEn		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
G4	ddr0_ca0	DDR0_CA0		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
H3	ddr0_ca1	DDR0_CA1		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
K5	ddr0_ca2	DDR0_CA2		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
J4	ddr0_ca3	DDR0_CA3		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
K2	ddr0_ca4	DDR0_CA4		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
H5	ddr0_ca5	DDR0_CA5		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
H2	ddr0_cal0	DDR0_CAL0		A	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
G3	ddr0_cke0	DDR0_CKE0		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
J3	ddr0_cke1	DDR0_CKE1		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
J5	ddr0_csn0_0	DDR0_CSn0_0		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
K3	ddr0_csn0_1	DDR0_CSn0_1		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
G5	ddr0_csn1_0	DDR0_CSn1_0		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
J2	ddr0_csn1_1	DDR0_CSn1_1		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
A3	ddr0_dm0	DDR0_DM0		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
E4	ddr0_dm1	DDR0_DM1		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
N1	ddr0_dm2	DDR0_DM2		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
R5	ddr0_dm3	DDR0_DM3		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
A5	ddr0_dq0	DDR0_DQ0		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
A6	ddr0_dq1	DDR0_DQ1		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
B5	ddr0_dq2	DDR0_DQ2		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
C2	ddr0_dq3	DDR0_DQ3		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
B4	ddr0_dq4	DDR0_DQ4		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
C3	ddr0_dq5	DDR0_DQ5		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
A2	ddr0_dq6	DDR0_DQ6		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
A4	ddr0_dq7	DDR0_DQ7		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
D1	ddr0_dq8	DDR0_DQ8		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
C4	ddr0_dq9	DDR0_DQ9		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
F1	ddr0_dq10	DDR0_DQ10		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
G2	ddr0_dq11	DDR0_DQ11		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
F2	ddr0_dq12	DDR0_DQ12		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
F3	ddr0_dq13	DDR0_DQ13		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
D3	ddr0_dq14	DDR0_DQ14		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
F5	ddr0_dq15	DDR0_DQ15		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
L5	ddr0_dq16	DDR0_DQ16		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
M5	ddr0_dq17	DDR0_DQ17		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
N5	ddr0_dq18	DDR0_DQ18		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
L4	ddr0_dq19	DDR0_DQ19		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
L2	ddr0_dq20	DDR0_DQ20		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
L1	ddr0_dq21	DDR0_DQ21		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
N2	ddr0_dq22	DDR0_DQ22		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
N4	ddr0_dq23	DDR0_DQ23		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
T3	ddr0_dq24	DDR0_DQ24		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
T2	ddr0_dq25	DDR0_DQ25		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
P2	ddr0_dq26	DDR0_DQ26		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
P3	ddr0_dq27	DDR0_DQ27		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
P5	ddr0_dq28	DDR0_DQ28		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
R4	ddr0_dq29	DDR0_DQ29		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
T4	ddr0_dq30	DDR0_DQ30		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
T5	ddr0_dq31	DDR0_DQ31		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
B1	ddr0_dqs0n	DDR0_QS0N		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
B2	ddr0_dqs0p	DDR0_QS0P		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
E2	ddr0_dqs1n	DDR0_QS1N		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
E3	ddr0_dqs1p	DDR0_QS1P		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
M2	ddr0_dqs2n	DDR0_QS2N		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
M3	ddr0_dqs2p	DDR0_QS2P		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
R1	ddr0_dqs3n	DDR0_QS3N		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
R2	ddr0_dqs3p	DDR0_QS3P		IO	OFF		1.1 V	VDDS_DDR		DDR0	TBD		
P6	ddr_ret	DDR_RET		I	OFF		1.1 V	VDDS_DDR_BIAS		DDR	TBD		
G6	dp0_auxn	DP0_AUXN		IO	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		AUX-PHY	TBD		
F7	dp0_auxp	DP0_AUXP		IO	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		AUX-PHY	TBD		
E10	DSI_TXCLKN	DSI_TXCLKN		O	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		
E11	DSI_TXCLKP	DSI_TXCLKP		O	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		
D11	DSI_TXN0	DSI_TXN0		IO	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
D12	DSI_TXN1	DSI_TXN1		O	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		
B13	DSI_TXN2	DSI_TXN2		O	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		
B14	DSI_TXN3	DSI_TXN3		O	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		
C12	DSI_TXP0	DSI_TXP0		IO	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		
C13	DSI_TXP1	DSI_TXP1		O	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		
A14	DSI_TXP2	DSI_TXP2		O	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		
A15	DSI_TXP3	DSI_TXP3		O	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		
F12	dsi_txrcalib	DSI_TXRCALIB		A	OFF		1.8 V	VDDA_0P8_DSITX / VDDA_1P8_DSITX		D-PHY	TBD		
U2	ecap0_in_apwm_out	ECAP0_IN_APWM_OUT	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	0	0/1
		SYNC0_OUT	1	O									
		CPTS0_RFT_CLK	2	I									
		SPI2_CS3	4	IO									
		I3C0_SDAPULLEN	5	O									
		SPI7_CS0	6	IO									
		GPIO1_11	7	IO									
0													
1													
1													
0													
C26	emu0	EMU0	0	IO	PU	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		1/1
B29	emu1	EMU1	0	IO	PU	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		1/1
AC18	extintn	EXTINTn	0	I	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	I2C OPEN DRAIN	TBD	1	0/0
		GPIO0_0	7	IO								0	

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
U3	ext_refclk1	EXT_REFCLK1	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	0	0/1
		SYNC1_OUT	1	O									
		SPI7_CLK	6	IO								0	
		GPIO1_12	7	IO								0	
AC5	i2c0_scl	I2C0_SCL	0	IOD	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	I2C OPEN DRAIN	TBD	1	1/0
		GPIO1_7	7	IO								0	
AA5	i2c0_sda	I2C0_SDA	0	IOD	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	I2C OPEN DRAIN	TBD	1	1/0
		GPIO1_8	7	IO								0	
Y6	i2c1_scl	I2C1_SCL	0	IOD	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	I2C OPEN DRAIN	TBD	1	1/0
		CPTS0_HW1TSPUSH	1	I								0	
		GPIO1_9	7	IO								0	
AA6	i2c1_sda	I2C1_SDA	0	IOD	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	I2C OPEN DRAIN	TBD	1	1/0
		CPTS0_HW2TSPUSH	1	I								0	
		GPIO1_10	7	IO								0	
W2	i3c0_scl	I3C0_SCL	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	1	0/1
		MMC2_SDCD	1	I								1	
		UART9_CTSn	2	I								1	
		MCAN2_RX	3	I								1	
		I2C6_SCL	4	IOD								1	
		DP0_HPD	5	I								0	
		PCIE0_CLKREQn	6	IO								0	
		GPIO1_5	7	IO								0	
		UART6_RXD	8	I								0	
		W1	i3c0_sda	I3C0_SDA								0	
MMC2_SDWP	1			I	1								
UART9_RTSn	2			O									
MCAN2_TX	3			O									
I2C6_SDA	4			IOD	1								
PCIE1_CLKREQn	6			IO	0								
GPIO1_6	7			IO	0								
UART6_TXD	8			O	0								
W5	mcan0_rx	MCAN0_RX	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	1	0/1
		I2C2_SCL	4	IOD								1	
		GPIO1_1	7	IO								0	
W6	mcan0_tx	MCAN0_TX	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD		0/1
		I2C2_SDA	4	IOD								1	
		GPIO1_2	7	IO								0	

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
W3	mcan1_rx	MCAN1_RX	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD	1	0/1
		UART6_CTSn	1	I								1	
		UART9_RXD	2	I								1	
		USB0_DRVVBUS	3	O									
		USB1_DRVVBUS	4	O									
		GPIO1_3	7	IO								0	
V4	mcan1_tx	MCAN1_TX	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD		0/1
		UART6_RTSn	1	O									
		UART9_TXD	2	O									
		USB0_DRVVBUS	3	O									
		USB1_DRVVBUS	4	O									
		GPIO1_4	7	IO								0	
K25	mcu_adc0_ain0	MCU_ADC0_AIN0	0	A	OFF	0	1.8 V	VDDA_ADC0		Analog	TBD		
K26	mcu_adc0_ain1	MCU_ADC0_AIN1	0	A	OFF	0	1.8 V	VDDA_ADC0		Analog	TBD		
K28	mcu_adc0_ain2	MCU_ADC0_AIN2	0	A	OFF	0	1.8 V	VDDA_ADC0		Analog	TBD		
L28	mcu_adc0_ain3	MCU_ADC0_AIN3	0	A	OFF	0	1.8 V	VDDA_ADC0		Analog	TBD		
K24	mcu_adc0_ain4	MCU_ADC0_AIN4	0	A	OFF	0	1.8 V	VDDA_ADC0		Analog	TBD		
K27	mcu_adc0_ain5	MCU_ADC0_AIN5	0	A	OFF	0	1.8 V	VDDA_ADC0		Analog	TBD		
K29	mcu_adc0_ain6	MCU_ADC0_AIN6	0	A	OFF	0	1.8 V	VDDA_ADC0		Analog	TBD		
L29	mcu_adc0_ain7	MCU_ADC0_AIN7	0	A	OFF	0	1.8 V	VDDA_ADC0		Analog	TBD		
N23	mcu_adc1_ain0	MCU_ADC1_AIN0	0	A	OFF	0	1.8 V	VDDA_ADC1		Analog	TBD		
M25	mcu_adc1_ain1	MCU_ADC1_AIN1	0	A	OFF	0	1.8 V	VDDA_ADC1		Analog	TBD		
L24	mcu_adc1_ain2	MCU_ADC1_AIN2	0	A	OFF	0	1.8 V	VDDA_ADC1		Analog	TBD		
L26	mcu_adc1_ain3	MCU_ADC1_AIN3	0	A	OFF	0	1.8 V	VDDA_ADC1		Analog	TBD		
N24	mcu_adc1_ain4	MCU_ADC1_AIN4	0	A	OFF	0	1.8 V	VDDA_ADC1		Analog	TBD		
M24	mcu_adc1_ain5	MCU_ADC1_AIN5	0	A	OFF	0	1.8 V	VDDA_ADC1		Analog	TBD		
L25	mcu_adc1_ain6	MCU_ADC1_AIN6	0	A	OFF	0	1.8 V	VDDA_ADC1		Analog	TBD		
L27	mcu_adc1_ain7	MCU_ADC1_AIN7	0	A	OFF	0	1.8 V	VDDA_ADC1		Analog	TBD		
J26	mcu_i2c0_scl	MCU_I2C0_SCL	0	IOD	OFF	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	I2C OPEN DRAIN	TBD	1	1/0
		WKUP_GPIO0_64	7	IO								0	
H25	mcu_i2c0_sda	MCU_I2C0_SDA	0	IOD	OFF	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	I2C OPEN DRAIN	TBD	1	1/0
		WKUP_GPIO0_65	7	IO								0	
D26	mcu_i3c0_scl	MCU_I3C0_SCL	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD	1	0/1
		MCU_UART0_CTSn	2	I								1	
		MCU_TIMER_IO8	4	IO								0	
		WKUP_GPIO0_60	7	IO								0	

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
D25	mcu_i3c0_sda	MCU_I3C0_SDA	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD	1	0/1
		MCU_UART0_RTSn	2	O									
		MCU_TIMER_I09	4	IO								0	
		WKUP_GPIO0_61	7	IO								0	
C29	mcu_mcan0_rx	MCU_MCAN0_RX	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD	0	0/1
		WKUP_GPIO0_59	7	IO								0	
D29	mcu_mcan0_tx	MCU_MCAN0_TX	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD		0/1
		WKUP_GPIO0_58	7	IO								0	
F23	mcu_mdio0_mdc	MCU_MDIO0_MDC	0	O	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD		0/1
		WKUP_GPIO0_51	7	IO								0	
E23	mcu_mdio0_mdio	MCU_MDIO0_MDIO	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD	0	0/1
		WKUP_GPIO0_50	7	IO								0	
E20	mcu_ospi0_clk	MCU_OSPI0_CLK	0	O	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD		0/1
		MCU_HYPERBUS0_CK	1	O									
		WKUP_GPIO0_16	7	IO								0	
D21	mcu_ospi0_dqs	MCU_OSPI0_DQS	0	I	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_HYPERBUS0_RWDS	1	IO								0	
		WKUP_GPIO0_18	7	IO								0	
C21	mcu_ospi0_lbc lko	MCU_OSPI0_LBCLKO	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	1/1
		MCU_HYPERBUS0_CKn	1	O									
		WKUP_GPIO0_17	7	IO								0	
F22	mcu_ospi1_clk	MCU_OSPI1_CLK	0	O	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD		0/1
		WKUP_GPIO0_29	7	IO								0	
B23	mcu_ospi1_dqs	MCU_OSPI1_DQS	0	I	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_OSPI0_CS n3	1	O									
		MCU_HYPERBUS0_INTn	2	I								1	
		MCU_OSPI0_ECC_FAIL	6	I								1	
		WKUP_GPIO0_31	7	IO								0	
A23	mcu_ospi1_lbc lko	MCU_OSPI1_LBCLKO	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	1/1
		MCU_OSPI0_CS n2	1	O									
		MCU_HYPERBUS0_RESETO n	2	I								1	
		MCU_OSPI0_RESET_OUT0	6	O									
		WKUP_GPIO0_30	7	IO								0	
F19	mcu_ospi0_csn0	MCU_OSPI0_CS n0	0	O	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD		0/1
		MCU_HYPERBUS0_CS n0	1	O									
		WKUP_GPIO0_27	7	IO								0	

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
E19	mcu_ospi0_csn1	MCU_OSPI0_CSn1	0	O	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD		0/1
		MCU_HYPERBUS0_RESETh	1	O									
		WKUP_GPIO0_28	7	IO								0	
D20	mcu_ospi0_d0	MCU_OSPI0_D0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_HYPERBUS0_DQ0	1	IO								0	
		WKUP_GPIO0_19	7	IO								0	
G19	mcu_ospi0_d1	MCU_OSPI0_D1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_HYPERBUS0_DQ1	1	IO								0	
		WKUP_GPIO0_20	7	IO								0	
G20	mcu_ospi0_d2	MCU_OSPI0_D2	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_HYPERBUS0_DQ2	1	IO								0	
		WKUP_GPIO0_21	7	IO								0	
F20	mcu_ospi0_d3	MCU_OSPI0_D3	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_HYPERBUS0_DQ3	1	IO								0	
		WKUP_GPIO0_22	7	IO								0	
F21	mcu_ospi0_d4	MCU_OSPI0_D4	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_HYPERBUS0_DQ4	1	IO								0	
		WKUP_GPIO0_23	7	IO								0	
E21	mcu_ospi0_d5	MCU_OSPI0_D5	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_HYPERBUS0_DQ5	1	IO								0	
		WKUP_GPIO0_24	7	IO								0	
B22	mcu_ospi0_d6	MCU_OSPI0_D6	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_HYPERBUS0_DQ6	1	IO								0	
		WKUP_GPIO0_25	7	IO								0	
G21	mcu_ospi0_d7	MCU_OSPI0_D7	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_HYPERBUS0_DQ7	1	IO								0	
		WKUP_GPIO0_26	7	IO								0	
C22	mcu_ospi1_csn0	MCU_OSPI1_CSn0	0	O	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD		0/1
		WKUP_GPIO0_36	7	IO								0	
E22	mcu_ospi1_csn1	MCU_OSPI1_CSn1	0	O	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD		0/1
		MCU_HYPERBUS0_WPn	1	O									
		MCU_TIMER_IO0	2	IO								0	
		MCU_HYPERBUS0_CSn1	3	O									
		MCU_UART0_RTSh	4	O									
		MCU_SPI0_CS2	5	IO								1	
		MCU_OSPI0_RESET_OUT1	6	O									
		WKUP_GPIO0_37	7	IO								0	

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
D22	mcu_osp1_d0	MCU_OSP1_D0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		WKUP_GPIO0_32	7	IO								0	
G22	mcu_osp1_d1	MCU_OSP1_D1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_UART0_RXD	4	I								1	
		MCU_SPI1_CS1	5	IO								1	
		WKUP_GPIO0_33	7	IO								0	
D23	mcu_osp1_d2	MCU_OSP1_D2	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_UART0_TXD	4	O									
		MCU_SPI1_CS2	5	IO								1	
		WKUP_GPIO0_34	7	IO								0	
C23	mcu_osp1_d3	MCU_OSP1_D3	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_UART0_CTSn	4	I								1	
		MCU_SPI0_CS1	5	IO								1	
		WKUP_GPIO0_35	7	IO								0	
H23	mcu_porz	MCU_PORz		I	OFF		1.8 V	VDDA_WKUP	Yes	LVC MOS	TBD		
B28	mcu_porz_out	MCU_PORz_OUT	0	O	OFF	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD		0/0
C27	mcu_resetstatz	MCU_RESETSTATz	0	O	OFF	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD		0/0
D28	mcu_resetz	MCU_RESETz	0	I	PU	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD		1/1
C24	mcu_rgmii1_rxc	MCU_RGMII1_RXC	0	I	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_RMII1_REF_CLK	1	I								0	
		WKUP_GPIO0_45	7	IO								0	
C25	mcu_rgmii1_rx_ctl	MCU_RGMII1_RX_CTL	0	I	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_RMII1_RX_ER	1	I								0	
		WKUP_GPIO0_39	7	IO								0	
B26	mcu_rgmii1_txc	MCU_RGMII1_TXC	0	O	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_RMII1_TX_EN	1	O									
		WKUP_GPIO0_44	7	IO								0	
B27	mcu_rgmii1_tx_ctl	MCU_RGMII1_TX_CTL	0	O	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD		0/1
		MCU_RMII1_CRS_DV	1	I								0	
		WKUP_GPIO0_38	7	IO								0	
B24	mcu_rgmii1_rd0	MCU_RGMII1_RD0	0	I	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_RMII1_RXD0	1	I								0	
		WKUP_GPIO0_49	7	IO								0	
A24	mcu_rgmii1_rd1	MCU_RGMII1_RD1	0	I	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_RMII1_RXD1	1	I								0	
		WKUP_GPIO0_48	7	IO								0	

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
D24	mcu_rgmii1_rd2	MCU_RGMII1_RD2	0	I	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_TIMER_IO5	1	IO								0	
		WKUP_GPIO0_47	7	IO								0	
A25	mcu_rgmii1_rd3	MCU_RGMII1_RD3	0	I	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD	0	0/1
		MCU_TIMER_IO4	1	IO								0	
		WKUP_GPIO0_46	7	IO								0	
B25	mcu_rgmii1_td0	MCU_RGMII1_TD0	0	O	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD		0/1
		MCU_RMII1_TXD0	1	O									
		WKUP_GPIO0_43	7	IO								0	
A26	mcu_rgmii1_td1	MCU_RGMII1_TD1	0	O	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD		0/1
		MCU_RMII1_TXD1	1	O									
		WKUP_GPIO0_42	7	IO								0	
A27	mcu_rgmii1_td2	MCU_RGMII1_TD2	0	O	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD		0/1
		MCU_TIMER_IO3	1	IO								0	
		MCU_ADC_EXT_TRIGGER1	3	I								0	
		WKUP_GPIO0_41	7	IO								0	
A28	mcu_rgmii1_td3	MCU_RGMII1_TD3	0	O	OFF	7	1.8 V/3.3 V	VDDSHV2_MCU	Yes	LVC MOS	TBD		0/1
		MCU_TIMER_IO2	1	IO								0	
		MCU_ADC_EXT_TRIGGER0	3	I								0	
		WKUP_GPIO0_40	7	IO								0	
D27	mcu_safety_errorn	MCU_SAFETY_ERRORn	0	IO	PD	0	1.8 V	VDDA_WKUP	Yes	LVC MOS	TBD		1/0
E27	mcu_spi0_clk	MCU_SPI0_CLK	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD	0	1/1
		WKUP_GPIO0_52	7	IO								0	
		MCU_BOOTMODE00	Bootstrap	I									
E25	mcu_spi0_cs0	MCU_SPI0_CS0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD	1	0/1
		MCU_TIMER_IO1	4	IO								0	
		WKUP_GPIO0_55	7	IO								0	
E24	mcu_spi0_d0	MCU_SPI0_D0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD	0	1/1
		WKUP_GPIO0_53	7	IO								0	
		MCU_BOOTMODE01	Bootstrap	I									
E28	mcu_spi0_d1	MCU_SPI0_D1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD	0	1/1
		MCU_TIMER_IO0	4	IO								0	
		WKUP_GPIO0_54	7	IO								0	
		MCU_BOOTMODE02	Bootstrap	I									

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
V24	mdio0_mdc	MDIO0_MDC	0	O	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVC MOS	TBD		0/1
		TRC_DATA23	5	O									
		GPIO0_110	7	IO								0	
		GPMC0_WAIT2	8	I								0	
V26	mdio0_mdio	MDIO0_MDIO	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVC MOS	TBD	0	0/1
		TRC_DATA22	5	O								0	
		GPIO0_109	7	IO								0	
		GPMC0_WAIT3	8	I								0	
AE2	mlb0_mlbcn	MLB0_MLBCN	0	I	OFF	0	1.8 V	VDDA_1P8_MLB		MLB_LVDS	TBD		
		GPIO1_35	7	IO								0	
AD2	mlb0_mlbcp	MLB0_MLBPCP	0	I	OFF	0	1.8 V	VDDA_1P8_MLB		MLB_LVDS	TBD		
		GPIO1_34	7	IO								0	
AD3	mlb0_mlbdn	MLB0_MLBDN	0	IO	OFF	0	1.8 V	VDDA_1P8_MLB		MLB_LVDS	TBD		
		GPIO1_33	7	IO								0	
AC3	mlb0_mlbdp	MLB0_MLBBDP	0	IO	OFF	0	1.8 V	VDDA_1P8_MLB		MLB_LVDS	TBD		
		GPIO1_32	7	IO								0	
AC1	mlb0_mlbsn	MLB0_MLBNSN	0	IO	OFF	0	1.8 V	VDDA_1P8_MLB		MLB_LVDS	TBD		
		GPIO1_31	7	IO								0	
AD1	mlb0_mlbsp	MLB0_MLBSP	0	IO	OFF	0	1.8 V	VDDA_1P8_MLB		MLB_LVDS	TBD		
		GPIO1_30	7	IO								0	
AE1	mmc0_calpad	MMC0_CALPAD		A	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None		
AF1	mmc0_clk	MMC0_CLK		O	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None		
AE3	mmc0_cmd	MMC0_CMD		IO	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None	1	
AE4	mmc0_ds	MMC0_DS		IO	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None	1	
P25	mmc1_clk	MMC1_CLK	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	TBD	0	0/1
		UART8_RXD	1	I								1	
		I2C4_SCL	4	IOD								1	
		GPIO1_19	7	IO								0	
R29	mmc1_cmd	MMC1_CMD	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	TBD	1	0/1
		UART8_TXD	1	O									
		I2C4_SDA	4	IOD								1	
		GPIO1_20	7	IO								0	

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
P23	mmc1_sdccl	MMC1_SDCD	0	I	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD	1	0/1
		UART8_CTSn	1	I								1	
		UART0_DCDn	2	I								1	
		TIMER_IO2	3	IO								0	
		EQEP2_I	5	IO								0	
		PCIE2_CLKREQn	6	IO								0	
		GPIO1_21	7	IO								0	
		PRG0_IEP0_EDC_LATCH_IN1	8	I								0	
R28	mmc1_sdwpl	MMC1_SDWP	0	I	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD	1	0/1
		UART8_RTSn	1	O									
		UART0_DSRn	2	I								1	
		TIMER_IO3	3	IO								0	
		ECAP2_IN_APWM_OUT	4	IO								0	
		EQEP2_S	5	IO								0	
		PCIE3_CLKREQn	6	IO								0	
		GPIO1_22	7	IO								0	
PRG0_IEP0_EDC_SYNC_OUT1	8	O	0										
T26	mmc2_clk	MMC2_CLK	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV6	Yes	SDIO	TBD	0	0/1
		USB0_DRVVBUS	1	O									
		USB1_DRVVBUS	2	O									
		TIMER_IO6	3	IO								0	
		I2C3_SCL	4	IOD								1	
		UART3_RXD	5	I								1	
		GPIO1_27	7	IO								0	
T25	mmc2_cmd	MMC2_CMD	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV6	Yes	SDIO	TBD	1	0/1
		USB0_DRVVBUS	1	O									
		USB1_DRVVBUS	2	O									
		TIMER_IO7	3	IO								0	
		I2C3_SDA	4	IOD								1	
		UART3_TXD	5	O									
		GPIO1_28	7	IO								0	
AG2	mmc0_dat0	MMC0_DAT0		IO	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None	1	
AH1	mmc0_dat1	MMC0_DAT1		IO	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None	1	
AG3	mmc0_dat2	MMC0_DAT2		IO	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None	1	
AF4	mmc0_dat3	MMC0_DAT3		IO	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None	1	

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AE5	mmc0_dat4	MMC0_DAT4		IO	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None	1	
AF3	mmc0_dat5	MMC0_DAT5		IO	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None	1	
AG1	mmc0_dat6	MMC0_DAT6		IO	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None	1	
AF2	mmc0_dat7	MMC0_DAT7		IO	OFF		1.8 V	VDDS_MMC0		eMMC 5.1 PHY	None	1	
R24	mmc1_dat0	MMC1_DAT0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	TBD	1	0/1
		UART7_RTSn	1	O									
		ECAP1_IN_APWM_OUT	2	IO		0							
		TIMER_IO1	3	IO		0							
		UART4_TXD	5	O									
		GPIO1_18	7	IO		0							
P24	mmc1_dat1	MMC1_DAT1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	TBD	1	0/1
		UART7_CTSn	1	I		1							
		ECAP0_IN_APWM_OUT	2	IO		0							
		TIMER_IO0	3	IO		0							
		UART4_RXD	5	I		1							
		GPIO1_17	7	IO		0							
R25	mmc1_dat2	MMC1_DAT2	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	TBD	1	0/1
		UART7_TXD	1	O									
		GPIO1_16	7	IO		0							
R26	mmc1_dat3	MMC1_DAT3	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV5	Yes	SDIO	TBD	1	0/1
		UART7_RXD	1	I		1							
		GPIO1_15	7	IO		0							
T24	mmc2_dat0	MMC2_DAT0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV6	Yes	SDIO	TBD	1	0/1
		UART9_RTSn	1	O									
		UART0_RIn	2	I		1							
		TIMER_IO5	3	IO		0							
		UART6_TXD	4	O									
		EQEP2_B	5	I		0							
		GPIO1_26	7	IO		0							
		PRG0_IEP1_EDC_SYNC_OUT1	8	O		0							

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]	
T27	mmc2_dat1	MMC2_DAT1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV6	Yes	SDIO	TBD	1	0/1	
		UART9_CTSn	1	I								1		
		UART0_DTRn	2	O										
		TIMER_IO4	3	IO								0		
		UART6_RXD	4	I								1		
		EQEP2_A	5	I								0		
		GPIO1_25	7	IO								0		
		PRG0_IEP1_EDC_LATCH_IN1	8	I								0		
T29	mmc2_dat2	MMC2_DAT2	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV6	Yes	SDIO	TBD	1	0/1	
		UART9_TXD	1	O										
		CPTS0_HW2TSPUSH	2	I								0		
		I2C5_SDA	4	IOD								1		
		GPIO1_24	7	IO								0		
T28	mmc2_dat3	MMC2_DAT3	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV6	Yes	SDIO	TBD	1	0/1	
		UART9_RXD	1	I								1		
		CPTS0_HW1TSPUSH	2	I								0		
		I2C5_SCL	4	IOD								1		
		GPIO1_23	7	IO								0		
P29	osc1_xi	OSC1_XI		I	OFF		1.8 V	VDDS_OSC1		N16FFC_H FXOSC	TBD			
P27	osc1_xo	OSC1_XO		O	OFF		1.8 V	VDDS_OSC1		N16FFC_H FXOSC	TBD			
AE17	pcie_refclk0n	PCIE_REFCLK0N		IO	OFF		1.8 V	VDDA_0P8_SER DES0_1 / VDDA_1P8_SER DES0_1		2-L-PHY	TBD			
AD16	pcie_refclk0p	PCIE_REFCLK0P		IO	OFF		1.8 V	VDDA_0P8_SER DES0_1 / VDDA_1P8_SER DES0_1		2-L-PHY	TBD			
AE14	pcie_refclk1n	PCIE_REFCLK1N		IO	OFF		1.8 V	VDDA_0P8_SER DES0_1 / VDDA_1P8_SER DES0_1		2-L-PHY	TBD			
AD15	pcie_refclk1p	PCIE_REFCLK1P		IO	OFF		1.8 V	VDDA_0P8_SER DES0_1 / VDDA_1P8_SER DES0_1		2-L-PHY	TBD			

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AE11	pcie_refclk2n	PCIE_REFCLK2N		IO	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AD12	pcie_refclk2p	PCIE_REFCLK2P		IO	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AE9	pcie_refclk3n	PCIE_REFCLK3N		IO	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AD10	pcie_refclk3p	PCIE_REFCLK3P		IO	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
E26	pmic_power_en0	MCU_I3C0_SDAPULLEN	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		0/0
		WKUP_GPIO0_66	7	IO								0	
G23	pmic_power_en1	PMIC_POWER_EN1	0	O	OFF	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		0/0
		MCU_I3C1_SDAPULLEN	5	O									
		WKUP_GPIO0_67	7	IO								0	
J24	porz	PORz	0	I	OFF	0	1.8 V	VDDA_WKUP	Yes	LVCMOS	TBD		
U1	porz_out	PORz_OUT	0	O	OFF	0	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD		0/0
AA27	prg0_mdio0_mdc	PRG0_MDIO0_MDC	0	O	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD		0/1
		I2C5_SDA	2	IOD								1	
		MCAN13_RX	6	I								1	
		GPIO0_84	7	IO								0	
		GPMC0_A0	8	OZ								0	
		DSS_FSYNC2	10	O									
		MCASP2_ACLKR	12	IO									
		MCASP2_AXR5	13	IO								0	

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
Y26	prg0_mdio0_mdio	PRG0_MDIO0_MDIO	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		I2C5_SCL	2	IOD								1	
		MCAN13_TX	6	O									
		GPIO0_83	7	IO								0	
		GPMC0_A27	8	OZ								0	
		DSS_FSYNC0	10	O									
		MCASP2_AFSR	12	IO									
		MCASP2_AXR4	13	IO								0	
AF28	prg0_pru0_gpo0	PRG0_PRU0_GPO0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI0	1	I								0	
		PRG0_RGMII1_RD0	2	I								0	
		PRG0_PWM3_A0	3	IO								0	
		RGMII3_RD0	4	I								0	
		RMI13_RXD1	5	I								0	
		GPIO0_43	7	IO								0	
		MCASP0_AXR0	12	IO								0	
AE28	prg0_pru0_gpo1	PRG0_PRU0_GPO1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI1	1	I								0	
		PRG0_RGMII1_RD1	2	I								0	
		PRG0_PWM3_B0	3	IO								1	
		RGMII3_RD1	4	I								0	
		RMI13_RXD0	5	I								0	
		GPIO0_44	7	IO								0	
		MCASP0_AXR1	12	IO									
AE27	prg0_pru0_gpo2	PRG0_PRU0_GPO2	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI2	1	I								0	
		PRG0_RGMII1_RD2	2	I								0	
		PRG0_PWM2_A0	3	IO								0	
		RGMII3_RD2	4	I								0	
		RMI13_CRS_DV	5	I								0	
		GPIO0_45	7	IO								0	
		UART3_RXD	8	I								0	
MCASP0_ACLKR	12	IO											

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AD26	prg0_pru0_gpo3	PRG0_PRU0_GPO3	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI3	1	I								0	
		PRG0_RGMII1_RD3	2	I								0	
		PRG0_PWM3_A2	3	IO								0	
		RGMI3_RD3	4	I								0	
		RMI3_RX_ER	5	I								0	
		GPIO0_46	7	IO								0	
		UART3_TXD	8	O								0	
		MCASP0_AFSR	12	IO									
AD25	prg0_pru0_gpo4	PRG0_PRU0_GPO4	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI4	1	I								0	
		PRG0_RGMII1_RX_CTL	2	I								0	
		PRG0_PWM2_B0	3	IO								1	
		RGMI3_RX_CTL	4	I								0	
		RMI3_TXD1	5	O									
		GPIO0_47	7	IO								0	
		MCASP0_AXR2	12	IO									
		AC29	prg0_pru0_gpo5	PRG0_PRU0_GPO5								0	
PRG0_PRU0_GPI5	1			I	0								
PRG0_PWM3_B2	3			IO	1								
RMI3_TXD0	5			O									
GPIO0_48	7			IO	0								
GPMC0_AD0	8			IO	0								
MCASP0_AXR3	12			IO									
BOOTMODE2	Bootstrap			I									
AE26	prg0_pru0_gpo6			PRG0_PRU0_GPO6	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD
		PRG0_PRU0_GPI6	1	I	0								
		PRG0_RGMII1_RXC	2	I	0								
		PRG0_PWM3_A1	3	IO	0								
		RGMI3_RXC	4	I	0								
		RMI3_TX_EN	5	O									
		GPIO0_49	7	IO	0								
		MCASP0_AXR4	12	IO									

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AC28	prg0_pru0_gpo7	PRG0_PRU0_GPO7	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI7	1	I								0	
		PRG0_IEP0_EDC_LATCH_IN1	2	I								0	
		PRG0_PWM3_B1	3	IO								1	
		PRG0_ECAP0_SYNC_IN	4	I								0	
		MCAN9_TX	6	O									
		GPIO0_50	7	IO								0	
		GPMC0_AD1	8	IO								0	
		MCASP0_AXR5	12	IO									
AC27	prg0_pru0_gpo8	PRG0_PRU0_GPO8	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI8	1	I								0	
		PRG0_PWM2_A1	3	IO								0	
		MCAN9_RX	6	I								1	
		GPIO0_51	7	IO								0	
		GPMC0_AD2	8	IO								0	
		MCASP0_AXR6	12	IO									
		UART6_RXD	14	I									
		AB26	prg0_pru0_gpo9	PRG0_PRU0_GPO9								0	
PRG0_PRU0_GPI9	1			I	0								
PRG0_UART0_CTSn	2			I	1								
PRG0_PWM3_TZ_IN	3			I	0								
SPI3_CS1	4			IO	1								
PRG0_IEP0_EDIO_DATA_IN_OUT28	5			IO	0								
MCAN10_TX	6			O									
GPIO0_52	7			IO	0								
GPMC0_AD3	8			IO	0								
MCASP0_ACLKX	12			IO									
UART6_TXD	14			O									

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/TXDISABLE [14]
AB25	prg0_pru0_gpo10	PRG0_PRU0_GPO10	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI10	1	I								0	
		PRG0_UART0_RTSn	2	O									
		PRG0_PWM2_B1	3	IO								1	
		SPI3_CS2	4	IO								1	
		PRG0_IEP0_EDIO_DATA_IN_OUT29	5	IO								0	
		MCAN10_RX	6	I								1	
		GPIO0_53	7	IO								0	
		GPMC0_AD4	8	IO								0	
		MCASP0_AFSX	12	IO									
AJ28	prg0_pru0_gpo11	PRG0_PRU0_GPO11	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI11	1	I								0	
		PRG0_RGMII1_TD0	2	O									
		PRG0_PWM3_TZ_OUT	3	O									
		RGMII3_TD0	4	O									
		GPIO0_54	7	IO								0	
		CLKOUT	9	OZ									
		MCASP0_AXR7	12	IO									
AH27	prg0_pru0_gpo12	PRG0_PRU0_GPO12	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI12	1	I								0	
		PRG0_RGMII1_TD1	2	O									
		PRG0_PWM0_A0	3	IO								0	
		RGMII3_TD1	4	O									
		GPIO0_55	7	IO								0	
		DSS_FSYNC0	10	O									
		MCASP0_AXR8	12	IO									
AH29	prg0_pru0_gpo13	PRG0_PRU0_GPO13	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI13	1	I								0	
		PRG0_RGMII1_TD2	2	O									
		PRG0_PWM0_B0	3	IO								1	
		RGMII3_TD2	4	O									
		GPIO0_56	7	IO								0	
		DSS_FSYNC2	10	O									
		MCASP0_AXR9	12	IO									

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AG28	prg0_pru0_gpo14	PRG0_PRU0_GPO14	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI14	1	I								0	
		PRG0_RGMII1_TD3	2	O								0	
		PRG0_PWM0_A1	3	IO								0	
		RGMI13_TD3	4	O								0	
		GPIO0_57	7	IO								0	
		UART4_RXD	8	I								0	
		MCASP0_AXR10	12	IO								0	
AG27	prg0_pru0_gpo15	PRG0_PRU0_GPO15	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI15	1	I								0	
		PRG0_RGMII1_TX_CTL	2	O								0	
		PRG0_PWM0_B1	3	IO								1	
		RGMI13_TX_CTL	4	O								0	
		GPIO0_58	7	IO								0	
		UART4_TXD	8	O								0	
		DSS_FSYNC3	10	O								0	
MCASP0_AXR11	12	IO	0										
AH28	prg0_pru0_gpo16	PRG0_PRU0_GPO16	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI16	1	I								0	
		PRG0_RGMII1_TXC	2	IO								0	
		PRG0_PWM0_A2	3	IO								0	
		RGMI13_TXC	4	O								0	
		GPIO0_59	7	IO								0	
		DSS_FSYNC1	10	O								0	
		MCASP0_AXR12	12	IO								0	
AB24	prg0_pru0_gpo17	PRG0_PRU0_GPO17	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	1/1
		PRG0_PRU0_GPI17	1	I								0	
		PRG0_IEP0_EDC_SYNC_OUT1	2	O								0	
		PRG0_PWM0_B2	3	IO								1	
		PRG0_ECAP0_SYNC_OUT	4	O								0	
		GPIO0_60	7	IO								0	
		GPMC0_AD5	8	IO								0	
		OBSCLK1	9	O								0	
		MCASP0_AXR13	12	IO								0	
		BOOTMODE7	Bootstrap	I								0	

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AB29	prg0_pru0_gpo18	PRG0_PRU0_GPO18	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI18	1	I								0	
		PRG0_IEP0_EDC_LATCH_IN0	2	I								0	
		PRG0_PWM0_TZ_IN	3	I								0	
		PRG0_ECAP0_IN_APWM_OUT	4	IO								0	
		GPIO0_61	7	IO								0	
		GPMC0_AD6	8	IO								0	
		MCASP0_AXR14	12	IO									
AB28	prg0_pru0_gpo19	PRG0_PRU0_GPO19	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU0_GPI19	1	I								0	
		PRG0_IEP0_EDC_SYNC_OUT0	2	O									
		PRG0_PWM0_TZ_OUT	3	O									
		GPIO0_62	7	IO								0	
		GPMC0_AD7	8	IO								0	
		MCASP0_AXR15	12	IO									
AE29	prg0_pru1_gpo0	PRG0_PRU1_GPO0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI0	1	I								0	
		PRG0_RGMII2_RD0	2	I								0	
		RGMI4_RD0	4	I								0	
		RMII4_RXD0	5	I								0	
		GPIO0_63	7	IO								0	
		UART4_CTSn	8	I								0	
		MCASP1_AXR0	12	IO									
		UART5_RXD	14	I									
AD28	prg0_pru1_gpo1	PRG0_PRU1_GPO1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI1	1	I								0	
		PRG0_RGMII2_RD1	2	I								0	
		RGMI4_RD1	4	I								0	
		RMII4_RXD1	5	I								0	
		GPIO0_64	7	IO								0	
		UART4_RTSn	8	O								0	
		MCASP1_AXR1	12	IO									
		UART5_TXD	14	O									

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]										
AD27	prg0_pru1_gpo2	PRG0_PRU1_GPO2	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1										
		PRG0_PRU1_GPI2	1	I								0											
		PRG0_RGMII2_RD2	2	I								0											
		PRG0_PWM2_A2	3	IO								0											
		RGMI4_RD2	4	I								0											
		RMI4_CRS_DV	5	I								0											
		GPIO0_65	7	IO								0											
		GPMC0_A23	8	OZ								0											
		MCASP1_ACLKR	12	IO																			
		MCASP1_AXR10	13	IO								0											
AC25	prg0_pru1_gpo3	PRG0_PRU1_GPO3	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1										
		PRG0_PRU1_GPI3	1	I								0											
		PRG0_RGMII2_RD3	2	I								0											
		RGMI4_RD3	4	I								0											
		RMI4_RX_ER	5	I								0											
		GPIO0_66	7	IO								0											
		MCASP1_AFSR	12	IO																			
		MCASP1_AXR11	13	IO								0											
		AD29	prg0_pru1_gpo4	PRG0_PRU1_GPO4								0		IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
				PRG0_PRU1_GPI4								1		I								0	
PRG0_RGMII2_RX_CTL	2			I	0																		
PRG0_PWM2_B2	3			IO	1																		
RGMI4_RX_CTL	4			I	0																		
RMI4_TXD1	5			O																			
GPIO0_67	7			IO	0																		
GPMC0_A24	8			OZ	0																		
MCASP1_AXR2	12			IO																			
AB27	prg0_pru1_gpo5			PRG0_PRU1_GPO5	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0								1/1	
		PRG0_PRU1_GPI5	1	I	0																		
		GPIO0_68	7	IO	0																		
		GPMC0_AD8	8	IO	0																		
		MCASP1_ACLKX	12	IO																			
		BOOTMODE6	Bootstrap	I																			

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AC26	prg0_pru1_gpo6	PRG0_PRU1_GPO6	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI6	1	I								0	
		PRG0_RGMII2_RXC	2	I								0	
		RGMII4_RXC	4	I								0	
		RMII4_TXD0	5	O								0	
		GPIO0_69	7	IO								0	
		GPMC0_A25	8	OZ								0	
		MCASP1_AXR3	12	IO									
AA24	prg0_pru1_gpo7	PRG0_PRU1_GPO7	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI7	1	I								0	
		PRG0_IEP1_EDC_LATCH_IN1	2	I								0	
		SPI3_CS0	4	IO								1	
		MCAN11_TX	6	O									
		GPIO0_70	7	IO								0	
		GPMC0_AD9	8	IO								0	
		MCASP1_AXR4	12	IO									
UART2_TXD	14	O											
AA28	prg0_pru1_gpo8	PRG0_PRU1_GPO8	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI8	1	I								0	
		PRG0_PWM2_TZ_OUT	3	O									
		MCAN11_RX	6	I								1	
		GPIO0_71	7	IO								0	
		GPMC0_AD10	8	IO								0	
		MCASP1_AFSX	12	IO									
Y24	prg0_pru1_gpo9	PRG0_PRU1_GPO9	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI9	1	I								0	
		PRG0_UART0_RXD	2	I								1	
		SPI3_CS3	4	IO								1	
		PRG0_IEP0_EDIO_DATA_IN_OUT30	6	IO								0	
		GPIO0_72	7	IO								0	
		GPMC0_AD11	8	IO								0	
		DSS_FSYNC3	10	O									
		MCASP1_AXR5	12	IO									
		UART8_RXD	14	I									

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AA25	prg0_pru1_gpo10	PRG0_PRU1_GPO10	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI10	1	I								0	
		PRG0_UART0_TXD	2	O								0	
		PRG0_PWM2_TZ_IN	3	I								0	
		PRG0_IEP0_EDIO_DATA_IN_OUT31	6	IO								0	
		GPIO0_73	7	IO								0	
		GPMC0_AD12	8	IO								0	
		CLKOUT	9	OZ								0	
		MCASP1_AXR6	12	IO									
UART8_TXD	14	O											
AG26	prg0_pru1_gpo11	PRG0_PRU1_GPO11	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI11	1	I								0	
		PRG0_RGMII2_TD0	2	O									
		RGMII4_TD0	4	O									
		RMII4_TX_EN	5	O									
		GPIO0_74	7	IO								0	
		GPMC0_A26	8	OZ								0	
		MCASP1_AXR7	12	IO									
AF27	prg0_pru1_gpo12	PRG0_PRU1_GPO12	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI12	1	I								0	
		PRG0_RGMII2_TD1	2	O									
		PRG0_PWM1_A0	3	IO									
		RGMII4_TD1	4	O									
		GPIO0_75	7	IO								0	
		MCASP1_AXR8	12	IO									
UART8_CTSn	14	I											
AF26	prg0_pru1_gpo13	PRG0_PRU1_GPO13	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI13	1	I								0	
		PRG0_RGMII2_TD2	2	O									
		PRG0_PWM1_B0	3	IO									
		RGMII4_TD2	4	O									
		GPIO0_76	7	IO								0	
		MCASP1_AXR9	12	IO									
		UART8_RTSn	14	O									

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AE25	prg0_pru1_gpo14	PRG0_PRU1_GPO14	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI14	1	I								0	
		PRG0_RGMII2_TD3	2	O								0	
		PRG0_PWM1_A1	3	IO								0	
		RGMII4_TD3	4	O								0	
		GPIO0_77	7	IO								0	
		MCASP2_AXR0	12	IO									
		UART2_CTSn	14	I									
AF29	prg0_pru1_gpo15	PRG0_PRU1_GPO15	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI15	1	I								0	
		PRG0_RGMII2_TX_CTL	2	O									
		PRG0_PWM1_B1	3	IO								1	
		RGMII4_TX_CTL	4	O									
		GPIO0_78	7	IO								0	
		MCASP2_AXR1	12	IO									
		UART2_RTSn	14	O									
AG29	prg0_pru1_gpo16	PRG0_PRU1_GPO16	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI16	1	I								0	
		PRG0_RGMII2_TXC	2	IO								0	
		PRG0_PWM1_A2	3	IO								0	
		RGMII4_TXC	4	O								0	
		GPIO0_79	7	IO								0	
		MCASP2_AXR2	12	IO									
Y25	prg0_pru1_gpo17	PRG0_PRU1_GPO17	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	1/1
		PRG0_PRU1_GPI17	1	I								0	
		PRG0_IEP1_EDC_SYNC_OUT1	2	O									
		PRG0_PWM1_B2	3	IO								1	
		SPI3_CLK	4	IO								0	
		GPIO0_80	7	IO								0	
		GPMC0_AD13	8	IO								0	
		MCASP2_AXR3	12	IO									
		BOOTMODE3	Bootstrap	I									

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AA26	prg0_pru1_gpo18	PRG0_PRU1_GPO18	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI18	1	I								0	
		PRG0_IEP1_EDC_LATCH_IN0	2	I								0	
		PRG0_PWM1_TZ_IN	3	I								0	
		SPI3_D0	4	IO								0	
		MCAN12_TX	6	O								0	
		GPIO0_81	7	IO								0	
		GPMC0_AD14	8	IO								0	
		MCASP2_AFSX	12	IO									
UART2_RXD	14	I											
AA29	prg0_pru1_gpo19	PRG0_PRU1_GPO19	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV1	Yes	LVCMOS	TBD	0	0/1
		PRG0_PRU1_GPI19	1	I								0	
		PRG0_IEP1_EDC_SYNC_OUT0	2	O									
		PRG0_PWM1_TZ_OUT	3	O									
		SPI3_D1	4	IO								0	
		MCAN12_RX	6	I								1	
		GPIO0_82	7	IO								0	
		GPMC0_AD15	8	IO								0	
		MCASP2_ACLKX	12	IO									
AD18	prg1_mdio0_mdc	PRG1_MDIO0_MDC	0	O	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD		0/1
		SPI1_CS3	1	IO								1	
		I2C4_SDA	2	IOD								1	
		RMII_REF_CLK	5	I								0	
		GPIO0_42	7	IO								0	
		VPFE0_DATA12	11	I									
		MCASP5_AXR3	12	IO								0	
		MCASP5_AFSR	13	IO								0	
		UART3_RTSn	14	O								0	
AD19	prg1_mdio0_mdio	PRG1_MDIO0_MDIO	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		SPI1_CS2	1	IO								1	
		I2C4_SCL	2	IOD								1	
		GPIO0_41	7	IO								0	
		DSS_FSYNC1	10	O									
		VPFE0_DATA11	11	I									
		MCASP5_AXR2	12	IO								0	
		MCASP5_ACLKR	13	IO								0	
		UART3_CTSn	14	I								0	

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/TXDISABLE [14]										
AC23	prg1_pru0_gpo0	PRG1_PRU0_GPO0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1										
		PRG1_PRU0_GPI0	1	I								0											
		PRG1_RGMII1_RD0	2	I								0											
		PRG1_PWM3_A0	3	IO								0											
		RGMII1_RD0	4	I								0											
		RMII1_RXD0	5	I								0											
		GPIO0_1	7	IO								0											
		GPMC0_BE1n	8	O								0											
		RGMII7_RD0	9	I																			
		MCASP6_ACLKX	12	IO																			
		UART0_RXD	14	I																			
		AG22	prg1_pru0_gpo1	PRG1_PRU0_GPO1								0		IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
				PRG1_PRU0_GPI1								1		I								0	
				PRG1_RGMII1_RD1								2		I								0	
PRG1_PWM3_B0	3			IO	1																		
RGMII1_RD1	4			I	0																		
RMII1_RXD1	5			I	0																		
GPIO0_2	7			IO	0																		
GPMC0_WAIT0	8			I	0																		
RGMII7_RD1	9			I	0																		
MCASP6_AFSX	12			IO																			
UART0_TXD	14			O																			
AF22	prg1_pru0_gpo2			PRG1_PRU0_GPO2	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0								0/1	
				PRG1_PRU0_GPI2	1	I								0									
				PRG1_RGMII1_RD2	2	I								0									
		PRG1_PWM2_A0	3	IO	0																		
		RGMII1_RD2	4	I	0																		
		RMII1_CRS_DV	5	I	0																		
		GPIO0_3	7	IO	0																		
		GPMC0_WAIT1	8	I	0																		
		RGMII7_RD2	9	I	0																		
		MCASP6_AXR0	12	IO																			
		UART1_RXD	14	I																			

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]										
AJ23	prg1_pru0_gpo3	PRG1_PRU0_GPO3	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1										
		PRG1_PRU0_GPI3	1	I								0											
		PRG1_RGMII1_RD3	2	I								0											
		PRG1_PWM3_A2	3	IO								0											
		RGMI1_RD3	4	I								0											
		RMII1_RX_ER	5	I								0											
		GPIO0_4	7	IO								0											
		GPMC0_DIR	8	O								0											
		RGMI17_RD3	9	I																			
		MCASP6_AXR1	12	IO																			
		UART1_TXD	14	O																			
		AH23	prg1_pru0_gpo4	PRG1_PRU0_GPO4								0		IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
				PRG1_PRU0_GPI4								1		I								0	
				PRG1_RGMII1_RX_CTL								2		I								0	
PRG1_PWM2_B0	3			IO	1																		
RGMI1_RX_CTL	4			I	0																		
RMII1_TXD0	5			O																			
GPIO0_5	7			IO	0																		
GPMC0_CSn2	8			O	0																		
RGMI17_RX_CTL	9			I																			
MCASP6_AXR2	12			IO																			
MCASP6_ACLKR	13			IO	0																		
UART2_RXD	14			I	0																		
AD20	prg1_pru0_gpo5			PRG1_PRU0_GPO5	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0								1/1	
				PRG1_PRU0_GPI5	1	I								0									
		PRG1_PWM3_B2	3	IO	1																		
		RMII1_TX_EN	5	O																			
		GPIO0_6	7	IO	0																		
		GPMC0_WEn	8	O	0																		
		MCASP3_AXR0	12	IO																			
		BOOTMODE0	Bootstrap	I																			

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/TXDISABLE [14]
AD22	prg1_pru0_gpo6	PRG1_PRU0_GPO6	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		PRG1_PRU0_GPI6	1	I								0	
		PRG1_RGMII1_RXC	2	I								0	
		PRG1_PWM3_A1	3	IO								0	
		RGMII1_RXC	4	I								0	
		RMI11_TXD1	5	O								0	
		AUDIO_EXT_REFCLK0	6	IO								0	
		GPIO0_7	7	IO								0	
		GPMC0_CSn3	8	O								0	
		RGMII7_RXC	9	I								0	
		MCASP6_AXR3	12	IO								0	
		MCASP6_AFSR	13	IO								0	
		UART2_TXD	14	O								0	
		AE20	prg1_pru0_gpo7	PRG1_PRU0_GPO7								0	
PRG1_PRU0_GPI7	1			I	0								
PRG1_IEP0_EDC_LATCH_IN1	2			I	0								
PRG1_PWM3_B1	3			IO	1								
AUDIO_EXT_REFCLK1	5			IO	0								
MCAN4_TX	6			O	0								
GPIO0_8	7			IO	0								
MCASP3_AXR1	12			IO	0								
AJ20	prg1_pru0_gpo8			PRG1_PRU0_GPO8	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD
		PRG1_PRU0_GPI8	1	I	0								
		PRG1_PWM2_A1	3	IO	0								
		RMI15_RXD0	5	I	0								
		MCAN4_RX	6	I	1								
		GPIO0_9	7	IO	0								
		GPMC0_OEn_REn	8	O	0								
		VOUT0_DATA22	10	O	0								
		MCASP3_AXR2	12	IO	0								

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AG20	prg1_pru0_gpo9	PRG1_PRU0_GPO9	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		PRG1_PRU0_GPI9	1	I								0	
		PRG1_UART0_CTSn	2	I								1	
		PRG1_PWM3_TZ_IN	3	I								0	
		SPI6_CS1	4	IO								1	
		RMI15_RXD1	5	I								0	
		GPIO0_10	7	IO								0	
		GPMC0_ADVn_ALE	8	O								0	
		PRG1_IEP0_EDIO_DATA_IN_OUT28	9	IO									
		VOUT0_DATA23	10	O								0	
		MCASP3_ACLKX	12	IO									
		AD21	prg1_pru0_gpo10	PRG1_PRU0_GPO10								0	
PRG1_PRU0_GPI10	1			I	0								
PRG1_UART0_RTSn	2			O									
PRG1_PWM2_B1	3			IO	1								
SPI6_CS2	4			IO	1								
RMI15_CRS_DV	5			I	0								
GPIO0_11	7			IO	0								
GPMC0_BE0n_CLE	8			O	0								
PRG1_IEP0_EDIO_DATA_IN_OUT29	9			IO									
OBSClk2	10			O	0								
MCASP3_AFSX	12			IO									
AF24	prg1_pru0_gpo11			PRG1_PRU0_GPO11	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD
		PRG1_PRU0_GPI11	1	I	0								
		PRG1_RGMII1_TD0	2	O									
		PRG1_PWM3_TZ_OUT	3	O									
		RGMII1_TD0	4	O									
		MCAN4_TX	6	O									
		GPIO0_12	7	IO	0								
		RGMII7_TD0	9	O									
		VOUT0_DATA16	10	O									
		VPFE0_DATA0	11	I									
		MCASP7_ACLKX	12	IO	0								

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AJ24	prg1_pru0_gpo12	PRG1_PRU0_GPO12	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		PRG1_PRU0_GPI12	1	I								0	
		PRG1_RGMII1_TD1	2	O									
		PRG1_PWM0_A0	3	IO								0	
		RGMII1_TD1	4	O									
		MCAN4_RX	6	I								1	
		GPIO0_13	7	IO								0	
		RGMII7_TD1	9	O									
		VOUT0_DATA17	10	O									
		VPFE0_DATA1	11	I									
		MCASP7_AFSX	12	IO								0	
		AG24	prg1_pru0_gpo13	PRG1_PRU0_GPO13								0	
PRG1_PRU0_GPI13	1			I	0								
PRG1_RGMII1_TD2	2			O									
PRG1_PWM0_B0	3			IO	1								
RGMII1_TD2	4			O									
MCAN5_TX	6			O									
GPIO0_14	7			IO	0								
RGMII7_TD2	9			O									
VOUT0_DATA18	10			O									
VPFE0_DATA2	11			I									
MCASP7_AXR0	12			IO	0								
AD24	prg1_pru0_gpo14			PRG1_PRU0_GPO14	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD
		PRG1_PRU0_GPI14	1	I	0								
		PRG1_RGMII1_TD3	2	O									
		PRG1_PWM0_A1	3	IO	0								
		RGMII1_TD3	4	O									
		MCAN5_RX	6	I	1								
		GPIO0_15	7	IO	0								
		RGMII7_TD3	9	O									
		VOUT0_DATA19	10	O									
		VPFE0_DATA3	11	I									
		MCASP7_AXR1	12	IO	0								

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AC24	prg1_pru0_gpo15	PRG1_PRU0_GPO15	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		PRG1_PRU0_GPI15	1	I								0	
		PRG1_RGMII1_TX_CTL	2	O									
		PRG1_PWM0_B1	3	IO								1	
		RGMII1_TX_CTL	4	O									
		MCAN6_TX	6	O									
		GPIO0_16	7	IO								0	
		RGMII7_TX_CTL	9	O									
		VOUT0_DATA20	10	O									
		VPFE0_DATA4	11	I									
		MCASP7_AXR2	12	IO								0	
		MCASP7_ACLKR	13	IO								0	
		AE24	prg1_pru0_gpo16	PRG1_PRU0_GPO16								0	
PRG1_PRU0_GPI16	1			I	0								
PRG1_RGMII1_TXC	2			IO	0								
PRG1_PWM0_A2	3			IO	0								
RGMII1_TXC	4			O	0								
MCAN6_RX	6			I	1								
GPIO0_17	7			IO	0								
RGMII7_TXC	9			O	0								
VOUT0_DATA21	10			O	0								
VPFE0_DATA5	11			I									
MCASP7_AXR3	12			IO	0								
MCASP7_AFSR	13			IO	0								
AJ21	prg1_pru0_gpo17			PRG1_PRU0_GPO17	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD
		PRG1_PRU0_GPI17	1	I	0								
		PRG1_IEP0_EDC_SYNC_OUT1	2	O									
		PRG1_PWM0_B2	3	IO	1								
		RMI15_TXD1	5	O									
		MCAN5_TX	6	O									
		GPIO0_18	7	IO	0								
		VPFE0_DATA6	11	I									
		MCASP3_AXR3	12	IO	0								

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/TXDISABLE [14]
AE21	prg1_pru0_gpo18	PRG1_PRU0_GPO18	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		PRG1_PRU0_GPI18	1	I								0	
		PRG1_IEP0_EDC_LATCH_IN0	2	I								0	
		PRG1_PWM0_TZ_IN	3	I								0	
		RMII5_RX_ER	5	I								0	
		MCAN5_RX	6	I								1	
		GPIO0_19	7	IO								0	
		VPFE0_DATA7	11	I									
		MCASP4_ACLKX	12	IO								0	
AH21	prg1_pru0_gpo19	PRG1_PRU0_GPO19	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		PRG1_PRU0_GPI19	1	I								0	
		PRG1_IEP0_EDC_SYNC_OUT0	2	O									
		PRG1_PWM0_TZ_OUT	3	O									
		RMII5_TXD0	5	O									
		MCAN6_TX	6	O									
		GPIO0_20	7	IO								0	
		VOUT0_EXTPLCKIN	10	I									
		VPFE0_PCLK	11	I								0	
MCASP4_AFSX	12	IO	0										
AE22	prg1_pru1_gpo0	PRG1_PRU1_GPO0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		PRG1_PRU1_GPI0	1	I								0	
		PRG1_RGMII2_RD0	2	I								0	
		RGMII2_RD0	4	I								0	
		RMII2_RXD0	5	I								0	
		GPIO0_21	7	IO								0	
		RGMII8_RD0	8	I								0	
		VOUT0_DATA0	10	O									
		VPFE0_HD	11	I									
MCASP8_ACLKX	12	IO	0										

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]										
AG23	prg1_pru1_gpo1	PRG1_PRU1_GPO1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1										
		PRG1_PRU1_GPI1	1	I								0											
		PRG1_RGMII2_RD1	2	I								0											
		RGMII2_RD1	4	I								0											
		RMII2_RXD1	5	I								0											
		GPIO0_22	7	IO								0											
		RGMII8_RD1	8	I								0											
		VOU0_DATA1	10	O																			
		VPFE0_FIELD	11	I																			
		MCASP8_AFSX	12	IO								0											
		AF23	prg1_pru1_gpo2	PRG1_PRU1_GPO2								0		IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
				PRG1_PRU1_GPI2								1		I								0	
PRG1_RGMII2_RD2	2			I	0																		
PRG1_PWM2_A2	3			IO	0																		
RGMII2_RD2	4			I	0																		
RMII2_CRS_DV	5			I	0																		
GPIO0_23	7			IO	0																		
RGMII8_RD2	8			I	0																		
VOU0_DATA2	10			O																			
VPFE0_VD	11			I																			
MCASP8_AXR0	12			IO	0																		
MCASP3_ACLKR	13			IO	0																		
AD23	prg1_pru1_gpo3			PRG1_PRU1_GPO3	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0								0/1	
				PRG1_PRU1_GPI3	1	I								0									
		PRG1_RGMII2_RD3	2	I	0																		
		RGMII2_RD3	4	I	0																		
		RMII2_RX_ER	5	I	0																		
		GPIO0_24	7	IO	0																		
		RGMII8_RD3	8	I	0																		
		EQEP1_A	9	I	0																		
		VOU0_DATA3	10	O	0																		
		VPFE0_WEN	11	I																			
		MCASP8_AXR1	12	IO	0																		
		MCASP3_AFSR	13	IO	0																		
		TIMER_IQ2	14	IO	0																		

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AH24	prg1_pru1_gpo4	PRG1_PRU1_GPO4	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		PRG1_PRU1_GPI4	1	I								0	
		PRG1_RGMII2_RX_CTL	2	I								0	
		PRG1_PWM2_B2	3	IO								1	
		RGMII2_RX_CTL	4	I								0	
		RMI2_TXD0	5	O									
		GPIO0_25	7	IO								0	
		RGMII8_RX_CTL	8	I								0	
		EQEP1_B	9	I								0	
		VOUT0_DATA4	10	O								0	
		VPFE0_DATA13	11	I									
		MCASP8_AXR2	12	IO								0	
		MCASP8_ACLKR	13	IO								0	
		TIMER_IO3	14	IO								0	
AG21	prg1_pru1_gpo5	PRG1_PRU1_GPO5	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		PRG1_PRU1_GPI5	1	I								0	
		RMI5_TX_EN	5	O									
		MCAN6_RX	6	I								1	
		GPIO0_26	7	IO								0	
		GPMC0_WPn	8	O								0	
		EQEP1_S	9	IO								0	
		VOUT0_DATA5	10	O								0	
		MCASP4_AXR0	12	IO									
		TIMER_IO4	14	IO									
AE23	prg1_pru1_gpo6	PRG1_PRU1_GPO6	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
		PRG1_PRU1_GPI6	1	I								0	
		PRG1_RGMII2_RXC	2	I								0	
		RGMII2_RXC	4	I								0	
		RMI2_TXD1	5	O									
		GPIO0_27	7	IO								0	
		RGMII8_RXC	8	I								0	
		VOUT0_DATA6	10	O									
		VPFE0_DATA14	11	I									
		MCASP8_AXR3	12	IO								0	
		MCASP8_AFSR	13	IO								0	
TIMER_IO5	14	IO	0										

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]										
AC21	prg1_pru1_gpo7	PRG1_PRU1_GPO7	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1										
		PRG1_PRU1_GPI7	1	I								0											
		PRG1_IEP1_EDC_LATCH_IN1	2	I								0											
		SPI6_CS0	4	IO								1											
		RMII6_RX_ER	5	I								0											
		MCAN7_TX	6	O																			
		GPIO0_28	7	IO								0											
		VOUT0_DATA7	10	O																			
		VPFE0_DATA15	11	I																			
		MCASP4_AXR1	12	IO								0											
		UART3_TXD	14	O																			
		Y23	prg1_pru1_gpo8	PRG1_PRU1_GPO8								0		IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
				PRG1_PRU1_GPI8								1		I								0	
				PRG1_PWM2_TZ_OUT								3		O									
RMII6_RXD0	5			I	0																		
MCAN7_RX	6			I	1																		
GPIO0_29	7			IO	0																		
GPMC0_CSn1	8			O	0																		
VOUT0_DATA8	10			O																			
MCASP4_AXR2	12			IO																			
UART3_RXD	14			I																			
AF21	prg1_pru1_gpo9			PRG1_PRU1_GPO9	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0								0/1	
				PRG1_PRU1_GPI9	1	I								0									
				PRG1_UART0_RXD	2	I								1									
				SPI6_CS3	4	IO								1									
		RMII6_RXD1	5	I	0																		
		MCAN8_TX	6	O																			
		GPIO0_30	7	IO	0																		
		GPMC0_CSn0	8	O	0																		
		PRG1_IEP0_EDIO_DATA_IN_OUT30	9	IO																			
		VOUT0_DATA9	10	O	0																		
		MCASP4_AXR3	12	IO																			

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/TXDISABLE [14]										
AB23	prg1_pru1_gpo10	PRG1_PRU1_GPO10	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1										
		PRG1_PRU1_GPI10	1	I								0											
		PRG1_UART0_TXD	2	O																			
		PRG1_PWM2_TZ_IN	3	I								0											
		RMII6_CRSDV	5	I								0											
		MCAN8_RX	6	I								1											
		GPIO0_31	7	IO								0											
		GPMC0_CLKOUT	8	O								0											
		PRG1_IEP0_EDIO_DATA_IN_OUT31	9	IO																			
		VOUT0_DATA10	10	O								0											
		GPMC0_FCLK_MUX	11	O																			
		MCASP5_ACLKX	12	IO																			
AJ25	prg1_pru1_gpo11	PRG1_PRU1_GPO11	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1										
		PRG1_PRU1_GPI11	1	I								0											
		PRG1_RGMII2_TD0	2	O																			
		RGMII2_TD0	4	O																			
		RMII2_TX_EN	5	O																			
		GPIO0_32	7	IO								0											
		RGMII8_TD0	8	O								0											
		EQEP1_I	9	IO																			
		VOUT0_DATA11	10	O								0											
		MCASP9_ACLKX	12	IO																			
		AH25	prg1_pru1_gpo12	PRG1_PRU1_GPO12								0		IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
				PRG1_PRU1_GPI12								1		I								0	
PRG1_RGMII2_TD1	2			O																			
PRG1_PWM1_A0	3			IO	0																		
RGMII2_TD1	4			O																			
MCAN7_TX	6			O																			
GPIO0_33	7			IO	0																		
RGMII8_TD1	8			O	0																		
VOUT0_DATA12	10			O																			
MCASP9_AFSX	12			IO																			

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]										
AG25	prg1_pru1_gpo13	PRG1_PRU1_GPO13	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1										
		PRG1_PRU1_GPI13	1	I								0											
		PRG1_RGMII2_TD2	2	O																			
		PRG1_PWM1_B0	3	IO								1											
		RGMII2_TD2	4	O																			
		MCAN7_RX	6	I								1											
		GPIO0_34	7	IO								0											
		RGMII8_TD2	8	O								0											
		VOU0_DATA13	10	O																			
		VPFE0_DATA8	11	I																			
		MCASP9_AXR0	12	IO								0											
		MCASP4_ACLKR	13	IO								0											
		AH26	prg1_pru1_gpo14	PRG1_PRU1_GPO14								0		IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0	0/1
PRG1_PRU1_GPI14	1			I	0																		
PRG1_RGMII2_TD3	2			O																			
PRG1_PWM1_A1	3			IO	0																		
RGMII2_TD3	4			O																			
MCAN8_TX	6			O																			
GPIO0_35	7			IO	0																		
RGMII8_TD3	8			O	0																		
VOU0_DATA14	10			O																			
MCASP9_AXR1	12			IO																			
MCASP4_AFSR	13			IO	0																		
AJ27	prg1_pru1_gpo15			PRG1_PRU1_GPO15	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVCMOS	TBD	0								0/1	
				PRG1_PRU1_GPI15	1	I								0									
		PRG1_RGMII2_TX_CTL	2	O																			
		PRG1_PWM1_B1	3	IO	1																		
		RGMII2_TX_CTL	4	O																			
		MCAN8_RX	6	I	1																		
		GPIO0_36	7	IO	0																		
		RGMII8_TX_CTL	8	O	0																		
		VOU0_DATA15	10	O																			
		VPFE0_DATA9	11	I																			
		MCASP9_AXR2	12	IO	0																		
		MCASP9_ACLKR	13	IO	0																		

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/TXDISABLE [14]			
AJ26	prg1_pru1_gpo16	PRG1_PRU1_GPO16	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVC MOS	TBD	0	0/1			
		PRG1_PRU1_GPI16	1	I								0				
		PRG1_RGMII2_TXC	2	IO								0				
		PRG1_PWM1_A2	3	IO								0				
		RGMII2_TXC	4	O								0				
		GPIO0_37	7	IO								0				
		RGMII8_TXC	8	O								0				
		VOUT0_VP2_HSYNC	9	O								0				
		VOUT0_HSYNC	10	O												
		MCASP9_AXR3	12	IO												
		MCASP9_AFSR	13	IO								0				
		VOUT0_VP0_HSYNC	14	O								0				
		AC22	prg1_pru1_gpo17	PRG1_PRU1_GPO17	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVC MOS		TBD	0	1/1
				PRG1_PRU1_GPI17	1	I									0	
PRG1_IEP1_EDC_SYNC_OUT1	2			O												
PRG1_PWM1_B2	3			IO								1				
SPI6_CLK	4			IO								0				
RMII6_TX_EN	5			O												
PRG1_ECAP0_SYNC_OUT	6			O												
GPIO0_38	7			IO								0				
VOUT0_VP2_DE	9			O												
VOUT0_DE	10			O												
VPFE0_DATA10	11			I												
MCASP5_AFSX	12			IO								0				
VOUT0_VP0_DE	14			O												
BOOTMODE1	Bootstrap			I												

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]			
AJ22	prg1_pru1_gpo18	PRG1_PRU1_GPO18	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVC MOS	TBD	0	0/1			
		PRG1_PRU1_GPI18	1	I								0				
		PRG1_IEP1_EDC_LATCH_IN0	2	I								0				
		PRG1_PWM1_TZ_IN	3	I								0				
		SPI6_D0	4	IO								0				
		RMI16_TXD0	5	O								0				
		PRG1_ECAP0_SYNC_IN	6	I								0				
		GPIO0_39	7	IO								0				
		VOUT0_VP2_VSYNC	9	O												
		VOUT0_VSYNC	10	O												
		MCASP5_AXR0	12	IO												
		VOUT0_VP0_VSYNC	14	O												
		AH22	prg1_pru1_gpo19	PRG1_PRU1_GPO19	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV2	Yes	LVC MOS		TBD	0	0/1
				PRG1_PRU1_GPI19	1	I									0	
PRG1_IEP1_EDC_SYNC_OUT0	2			O												
PRG1_PWM1_TZ_OUT	3			O												
SPI6_D1	4			IO								0				
RMI16_TXD1	5			O												
PRG1_ECAP0_IN_APWM_OUT	6			IO								0				
GPIO0_40	7			IO								0				
VOUT0_PCLK	10			O												
MCASP5_AXR1	12			IO												
T6	resetstatz			RESETSTATz	0	O	OFF	0	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD		0/0	
C28	RESET_REQZ	RESET_REQz	0	I	PU	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD		1/1			
U25	rgmii5_rxc	RGMI15_RXC	0	I	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVC MOS	TBD	0	0/1			
		I2C6_SDA	2	IOD								1				
		VOUT1_DATA7	4	O												
		TRC_DATA5	5	O												
		EHRPWM_TZn_IN1	6	I								0				
		GPIO0_92	7	IO								0				
		GPMC0_A8	8	OZ								0				
		MCASP10_AXR3	12	IO												
		EHRPWM_SOCA	14	O												

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
U26	rgmii5_rx_ctl	RGMI5_RX_CTL	0	I	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD	0	0/1
		RMII7_RX_ER	1	I								0	
		I2C2_SDA	2	IOD								1	
		VOUT1_DATA1	4	O									
		TRC_CTL	5	O									
		EHRPWM0_SYNCO	6	O									
		GPIO0_86	7	IO								0	
		GPMC0_A2	8	OZ								0	
U29	rgmii5_txc	RGMI5_TXC	0	O	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD	0	0/1
		RMII7_TX_EN	1	O									
		I2C6_SCL	2	IOD								1	
		VOUT1_DATA6	4	O									
		TRC_DATA4	5	O									
		EHRPWM1_B	6	IO								0	
		GPIO0_91	7	IO								0	
		GPMC0_A7	8	OZ								0	
U23	rgmii5_tx_ctl	RGMI5_TX_CTL	0	O	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD	0	0/1
		RMII7_CRS_DV	1	I									
		I2C2_SCL	2	IOD								1	
		VOUT1_DATA0	4	O									
		TRC_CLK	5	O									
		EHRPWM0_SYNCI	6	I								0	
		GPIO0_85	7	IO								0	
		GPMC0_A1	8	OZ								0	
W26	rgmii6_rxc	RGMI6_RXC	0	I	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD	0	0/1
		AUDIO_EXT_REFCLK2	3	IO								0	
		VOUT1_DE	4	O									
		TRC_DATA17	5	O									
		EHRPWM4_B	6	IO								0	
		GPIO0_104	7	IO								0	
		GPMC0_A20	8	OZ								0	
		VOUT1_VP0_DE	9	O									
MCASP10_AXR7	12	IO											

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
V23	rgmii6_rx_ctl	RGMI6_RX_CTL	0	I	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD	0	0/1
		RMII8_RX_ER	1	I								0	
		VOUT1_DATA13	4	O									
		TRC_DATA11	5	O									
		EHRPWM3_A	6	IO								0	
		GPIO0_98	7	IO								0	
		GPMC0_A14	8	OZ								0	
		MCASP10_AFSR	12	IO									
W29	rgmii6_txc	RGMI6_TXC	0	O	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD	0	0/1
		RMII8_TX_EN	1	O									
		SPI5_CLK	3	IO								0	
		VOUT1_PCLK	4	O									
		TRC_DATA16	5	O									
		EHRPWM4_A	6	IO								0	
		GPIO0_103	7	IO								0	
		GPMC0_A19	8	OZ								0	
MCASP10_AXR6	12	IO											
Y28	rgmii6_tx_ctl	RGMI6_TX_CTL	0	O	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD		0/1
		RMII8_CRSDV	1	I								0	
		VOUT1_DATA12	4	O									
		TRC_DATA10	5	O									
		GPIO0_97	7	IO								0	
		GPMC0_A13	8	OZ								0	
		MCASP10_ACLKR	12	IO									
T23	rgmii5_rd0	RGMI5_RD0	0	I	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD	0	0/1
		RMII7_RXD0	1	I								0	
		UART6_RTSn	3	O									
		VOUT1_DATA11	4	O									
		TRC_DATA9	5	O									
		GPIO0_96	7	IO								0	
		GPMC0_A12	8	OZ								0	
		MCASP11_AXR3	12	IO									

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
R23	rgmii5_rd1	RGMI5_RD1	0	I	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD	0	0/1
		RMII7_RXD1	1	I								0	
		UART6_CTSn	3	I								1	
		VOUT1_DATA10	4	O									
		TRC_DATA8	5	O									
		EHRPWM_TZn_IN2	6	I								0	
		GPIO0_95	7	IO								0	
		GPMC0_A11	8	OZ								0	
		MCASP11_AXR2	12	IO									
U24	rgmii5_rd2	RGMI5_RD2	0	I	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD	0	0/1
		UART3_RTSn	1	O									
		UART6_TXD	3	O									
		VOUT1_DATA9	4	O									
		TRC_DATA7	5	O									
		EHRPWM2_B	6	IO								0	
		GPIO0_94	7	IO								0	
		GPMC0_A10	8	OZ								0	
		MCASP11_AXR1	12	IO									
U27	rgmii5_rd3	RGMI5_RD3	0	I	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD	0	0/1
		UART3_CTSn	1	I								1	
		UART6_RXD	3	I								1	
		VOUT1_DATA8	4	O									
		TRC_DATA6	5	O									
		EHRPWM2_A	6	IO								0	
		GPIO0_93	7	IO								0	
		GPMC0_A9	8	OZ								0	
		MCASP11_AXR0	12	IO									
U28	rgmii5_td0	RGMI5_TD0	0	O	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD		0/1
		RMII7_TXD0	1	O									
		I2C3_SDA	2	IOD								1	
		VOUT1_DATA5	4	O									
		TRC_DATA3	5	O									
		EHRPWM1_A	6	IO								0	
		GPIO0_90	7	IO								0	
		GPMC0_A6	8	OZ								0	
		MCASP11_AFSX	12	IO									

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
V27	rgmii5_td1	RGMI5_TD1	0	O	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD		0/1
		RMII7_TXD1	1	O									
		I2C3_SCL	2	IOD								1	
		VOUT1_DATA4	4	O									
		TRC_DATA2	5	O									
		EHRPWM0_B	6	IO								0	
		GPIO0_89	7	IO								0	
		GPMC0_A5	8	OZ								0	
MCASP11_ACLKX	12	IO											
V29	rgmii5_td2	RGMI5_TD2	0	O	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD		0/1
		UART3_TXD	1	O									
		SYNC3_OUT	3	O									
		VOUT1_DATA3	4	O									
		TRC_DATA1	5	O									
		EHRPWM0_A	6	IO								0	
		GPIO0_88	7	IO								0	
		GPMC0_A4	8	OZ								0	
MCASP10_AXR1	12	IO											
V28	rgmii5_td3	RGMI5_TD3	0	O	OFF	7	1.8 V/3.3 V	VDDSHV3	Yes	LVCMOS	TBD		0/1
		UART3_RXD	1	I								1	
		SYNC2_OUT	3	O									
		VOUT1_DATA2	4	O									
		TRC_DATA0	5	O									
		EHRPWM_TZn_IN0	6	I								0	
		GPIO0_87	7	IO								0	
		GPMC0_A3	8	OZ								0	
MCASP10_AXR0	12	IO											
W25	rgmii6_rd0	RGMI6_RD0	0	I	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD	0	0/1
		RMII8_RXD0	1	I								0	
		SPI5_CS1	3	IO								1	
		AUDIO_EXT_REFCLK3	4	IO								0	
		TRC_DATA21	5	O									
		EHRPWM_TZn_IN5	6	I								0	
		GPIO0_108	7	IO								0	
		GPMC0_DIR	8	O								0	
MCASP11_AXR7	12	IO											

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
W24	rgmii6_rd1	RGMI6_RD1	0	I	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD	0	0/1
		RMII8_RXD1	1	I								0	
		SPI5_D1	3	IO								0	
		VOUT1_EXTPCLKIN	4	I								0	
		TRC_DATA20	5	O								0	
		EHRPWM5_B	6	IO								0	
		GPIO0_107	7	IO								0	
		GPMC0_BE1n	8	O								0	
		MCASP11_AXR6	12	IO								0	
Y27	rgmii6_rd2	RGMI6_RD2	0	I	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD	0	0/1
		UART4_RTSn	1	O									
		UART5_TXD	3	O									
		TRC_DATA19	5	O									
		EHRPWM5_A	6	IO								0	
		GPIO0_106	7	IO								0	
		GPMC0_A22	8	OZ								0	
		MCASP11_AXR5	12	IO								0	
Y29	rgmii6_rd3	RGMI6_RD3	0	I	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD	0	0/1
		UART4_CTSn	1	I								1	
		UART5_RXD	3	I								1	
		CLKOUT	4	OZ									
		TRC_DATA18	5	O									
		EHRPWM_TZn_IN4	6	I								0	
		GPIO0_105	7	IO								0	
		GPMC0_A21	8	OZ								0	
		MCASP11_AXR4	12	IO									
W27	rgmii6_td0	RGMI6_TD0	0	O	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD		0/1
		RMII8_TXD0	1	O									
		SPI5_CS0	3	IO								1	
		VOUT1_HSYNC	4	O									
		TRC_DATA15	5	O									
		EHRPWM_TZn_IN3	6	I								0	
		GPIO0_102	7	IO								0	
		GPMC0_A18	8	OZ								0	
		VOUT1_VP0_HSYNC	9	O								0	
		MCASP10_AXR5	12	IO									

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
V25	rgmii6_td1	RGMI6_TD1	0	O	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD		0/1
		RMII8_TXD1	1	O									
		SPI5_D0	3	IO									
		VOUT1_VSYNC	4	O									
		TRC_DATA14	5	O									
		EHRPWM3_SYNCO	6	O									
		GPIO0_101	7	IO									
		GPMC0_A17	8	OZ									
		VOUT1_VP0_VSYNC	9	O									
MCASP10_AXR4	12	IO	0										
W28	rgmii6_td2	RGMI6_TD2	0	O	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD		0/1
		UART4_TXD	1	O									
		SPI5_CS2	3	IO									
		VOUT1_DATA15	4	O									
		TRC_DATA13	5	O									
		EHRPWM3_SYNCI	6	I									
		GPIO0_100	7	IO									
		GPMC0_A16	8	OZ									
		MCASP11_AFSR	12	IO									
W23	rgmii6_td3	RGMI6_TD3	0	O	OFF	7	1.8 V/3.3 V	VDDSHV4	Yes	LVCMOS	TBD		0/1
		UART4_RXD	1	I									
		SPI5_CS3	3	IO									
		VOUT1_DATA14	4	O									
		TRC_DATA12	5	O									
		EHRPWM3_B	6	IO									
		GPIO0_99	7	IO									
		GPMC0_A15	8	OZ									
		MCASP11_ACLKR	12	IO									
E7	SERDES4_REFCLK_N	SERDES4_REFCLK_N		IO	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
AE18	serdes0_rext	SERDES0_REXT		A	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AE13	serdes1_rext	SERDES1_REXT		A	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AD13	serdes2_rext	SERDES2_REXT		A	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
F9	serdes4_rext	SERDES4_REXT		I	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
E8	SERDES4_REFCLK_P	SERDES4_REFCLK_P		IO	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
AE8	serdes3_rext	SERDES3_REXT		A	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AH19	SERDES0_RX0_N	SERDES0_RX0_N		I	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AJ18	SERDES0_RX0_P	SERDES0_RX0_P		I	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AH18	SERDES0_RX1_N	SERDES0_RX1_N		I	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AJ17	SERDES0_RX1_P	SERDES0_RX1_P		I	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AF19	SERDES0_TX0_N	SERDES0_TX0_N		O	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AG18	SERDES0_TX0_P	SERDES0_TX0_P		O	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AF18	SERDES0_TX1_N	SERDES0_TX1_N		O	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AG17	SERDES0_TX1_P	SERDES0_TX1_P		O	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AH15	SERDES1_RX0_N	SERDES1_RX0_N		I	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AJ14	SERDES1_RX0_P	SERDES1_RX0_P		I	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AH16	SERDES1_RX1_N	SERDES1_RX1_N		I	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AJ15	SERDES1_RX1_P	SERDES1_RX1_P		I	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AF15	SERDES1_TX0_N	SERDES1_TX0_N		O	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AG14	SERDES1_TX0_P	SERDES1_TX0_P		O	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AF16	SERDES1_TX1_N	SERDES1_TX1_N		O	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		
AG15	SERDES1_TX1_P	SERDES1_TX1_P		O	OFF		1.8 V	VDDA_0P8_SERDES0_1 / VDDA_1P8_SERDES0_1		2-L-PHY	TBD		

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AH13	SERDES2_RX0_N	SERDES2_RX0_N		I	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AJ12	SERDES2_RX0_P	SERDES2_RX0_P		I	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AH12	SERDES2_RX1_N	SERDES2_RX1_N		I	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AJ11	SERDES2_RX1_P	SERDES2_RX1_P		I	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AF13	SERDES2_TX0_N	SERDES2_TX0_N		O	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AG12	SERDES2_TX0_P	SERDES2_TX0_P		O	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AF12	SERDES2_TX1_N	SERDES2_TX1_N		O	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AG11	SERDES2_TX1_P	SERDES2_TX1_P		O	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AH9	SERDES3_RX0_N	SERDES3_RX0_N		I	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AJ8	SERDES3_RX0_P	SERDES3_RX0_P		I	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AH10	SERDES3_RX1_N	SERDES3_RX1_N		I	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AJ9	SERDES3_RX1_P	SERDES3_RX1_P		I	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AF9	SERDES3_TX0_N	SERDES3_TX0_N		O	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AG8	SERDES3_TX0_P	SERDES3_TX0_P		O	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AF10	SERDES3_TX1_N	SERDES3_TX1_N		O	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
AG9	SERDES3_TX1_P	SERDES3_TX1_P		O	OFF		1.8 V	VDDA_0P8_SERDES2_3 / VDDA_1P8_SERDES2_3		2-L-PHY	TBD		
D9	SERDES4_RX0_N	SERDES4_RX0_N		I	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
C10	SERDES4_RX0_P	SERDES4_RX0_P		I	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
D8	SERDES4_RX1_N	SERDES4_RX1_N		I	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
C9	SERDES4_RX1_P	SERDES4_RX1_P		I	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
D6	SERDES4_RX2_N	SERDES4_RX2_N		I	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
C7	SERDES4_RX2_P	SERDES4_RX2_P		I	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
D5	SERDES4_RX3_N	SERDES4_RX3_N		I	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
C6	SERDES4_RX3_P	SERDES4_RX3_P		I	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
B11	SERDES4_TX0_N	SERDES4_TX0_N		O	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
A12	SERDES4_TX0_P	SERDES4_TX0_P		O	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
B10	SERDES4_TX1_N	SERDES4_TX1_N		O	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
A11	SERDES4_TX1_P	SERDES4_TX1_P		O	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
B8	SERDES4_TX2_N	SERDES4_TX2_N		O	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
A9	SERDES4_TX2_P	SERDES4_TX2_P		O	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
B7	SERDES4_TX3_N	SERDES4_TX3_N		O	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
A8	SERDES4_TX3_P	SERDES4_TX3_P		O	OFF		1.8 V	VDDA_0P8_DP / VDDA_1P8_DP		4-L-PHY	TBD		
U4	soc_safety_errorm	SOC_SAFETY_ERRORn	0	IO	PD	0	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD		1/0
AA1	spi0_clk	SPI0_CLK	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD	0	0/1
		UART1_CTSn	1	I								1	
		I2C2_SCL	2	IOD								1	
		GPIO0_113	7	IO								0	
Y1	spi1_clk	SPI1_CLK	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD	0	0/1
		UART5_CTSn	1	I								1	
		I2C4_SDA	2	IOD								1	
		UART2_RXD	3	I								1	
		GPIO0_118	7	IO								0	
		PRG0_IEP0_EDC_SYNC_OUT0	8	O								0	
AA2	spi0_cs0	SPI0_CS0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD	1	0/1
		UART0_RTSn	1	O									
		GPIO0_111	7	IO								0	

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
Y4	spi0_cs1	SPI0_CS1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	1	0/1
		CPTS0_TS_COMP	1	O									
		I2C3_SCL	2	IOD								1	
		DP0_HPD	5	I								0	
		PRG1_IEP0_EDIO_OUTVALID	6	O									
		GPIO0_112	7	IO								0	
AB5	spi0_d0	SPI0_D0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	0	0/1
		UART1_RTSn	1	O									
		I2C2_SDA	2	IOD								1	
		GPIO0_114	7	IO								0	
AA3	spi0_d1	SPI0_D1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	0	0/1
		I2C6_SCL	2	IOD								1	
		GPIO0_115	7	IO								0	
Y3	spi1_cs0	SPI1_CS0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	1	0/1
		UART0_CTSn	1	I								1	
		UART5_RXD	3	I								1	
		PRG0_IEP0_EDIO_OUTVALID	6	O									
		GPIO0_116	7	IO								0	
		PRG0_IEP0_EDC_LATCH_IN0	8	I								0	
W4	spi1_cs1	SPI1_CS1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	1	0/1
		CPTS0_TS_SYNC	1	O									
		I2C3_SDA	2	IOD								1	
		UART5_TXD	3	O									
		GPIO0_117	7	IO								0	
Y5	spi1_d0	SPI1_D0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	0	0/1
		UART5_RTSn	1	O									
		I2C4_SCL	2	IOD								1	
		UART2_TXD	3	O									
		GPIO0_119	7	IO								0	
		PRG0_IEP1_EDC_LATCH_IN0	8	I								0	
Y2	spi1_d1	SPI1_D1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	0	0/1
		I2C6_SDA	2	IOD								1	
		GPIO0_120	7	IO								0	
		PRG0_IEP1_EDC_SYNC_OUT0	8	O								0	
E29	tck	TCK	0	I	PU	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		1/1
V1	tdi	TDI	0	I	PU	0	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD		1/1
V3	tdo	TDO	0	OZ	PU	0	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD		0/0

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]	
V6	timer_io0	TIMER_IO0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD	0	1/1	
		ECAP1_IN_APWM_OUT	1	IO								0		
		SYSCLKOUT0	2	O										0
		SPI7_D0	6	IO										0
		GPIO1_13	7	IO										0
		BOOTMODE4	Bootstrap	I										
V5	timer_io1	TIMER_IO1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD	0	1/1	
		ECAP2_IN_APWM_OUT	1	IO										0
		OBSCLK0	2	O										0
		SPI7_D1	6	IO										0
		GPIO1_14	7	IO										0
		BOOTMODE5	Bootstrap	I										
V2	tms	TMS	0	I	PU	0	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD		1/1	
F24	trstn	TRSTn	0	I	PD	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVC MOS	TBD		1/1	
AC2	uart0_ctsn	UART0_CTSn	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD	1	0/1	
		TIMER_IO6	1	IO								0		
		SPI0_CS2	2	IO								1		
		MCAN2_RX	3	I								1		
		SPI2_CS0	4	IO								1		
		EQEP0_A	5	I								0		
		GPIO0_123	7	IO								0		
AB1	uart0_rtsn	UART0_RTSn	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD		0/1	
		TIMER_IO7	1	IO								0		
		SPI0_CS3	2	IO								1		
		MCAN2_TX	3	O										
		SPI2_CLK	4	IO								0		
		EQEP0_B	5	I								0		
		GPIO0_124	7	IO								0		
AB2	uart0_rxd	UART0_RXD	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD	1	0/1	
		SPI2_CS1	4	IO								1		
		GPIO0_121	7	IO								0		
AB3	uart0_txd	UART0_TXD	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVC MOS	TBD		0/1	
		SPI2_CS2	4	IO								1		
		SPI7_CS1	6	IO								1		
		GPIO0_122	7	IO								0		

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AC4	uart1_ctsn	UART1_CTSn	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	1	0/1
		MCAN3_RX	1	I								1	
		SPI2_D0	4	IO								0	
		EQEP0_S	5	IO								0	
		GPIO0_127	7	IO								0	
AD5	uart1_rtsn	UART1_RTSn	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	0	0/1
		MCAN3_TX	1	O								0	
		SPI2_D1	4	IO								0	
		EQEP0_I	5	IO								0	
		GPIO1_0	7	IO								0	
AA4	uart1_rxd	UART1_RXD	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	1	0/1
		SPI7_CS2	6	IO								1	
		GPIO0_125	7	IO								0	
AB4	uart1_txd	UART1_TXD	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	0	0/1
		I3C0_SDAPULLEN	5	O								0	
		SPI7_CS3	6	IO								1	
		GPIO0_126	7	IO								0	
AE6	ufs0_ref_clk	UFS0_REF_CLK		O	OFF		1.2 V	VDDA_0P8_UFS / VDDA_1P8_UFS		M-PHY	TBD		
AD6	ufs0_rstn	UFS0_RSTn		O	OFF		1.2 V	VDDA_0P8_UFS / VDDA_1P8_UFS		M-PHY	TBD		
AH3	ufs0_rx_dn0	UFS0_RX_DN0		I	OFF		1.8 V	VDDA_0P8_UFS / VDDA_1P8_UFS		M-PHY	TBD		
AH4	ufs0_rx_dn1	UFS0_RX_DN1		I	OFF		1.8 V	VDDA_0P8_UFS / VDDA_1P8_UFS		M-PHY	TBD		
AJ2	ufs0_rx_dp0	UFS0_RX_DP0		I	OFF		1.8 V	VDDA_0P8_UFS / VDDA_1P8_UFS		M-PHY	TBD		
AJ3	ufs0_rx_dp1	UFS0_RX_DP1		I	OFF		1.8 V	VDDA_0P8_UFS / VDDA_1P8_UFS		M-PHY	TBD		
AG6	ufs0_tx_dn0	UFS0_TX_DN0		O	OFF		1.8 V	VDDA_0P8_UFS / VDDA_1P8_UFS		M-PHY	TBD		

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/TXDISABLE [14]
AG5	ufs0_tx_dn1	UFS0_TX_DN1		O	OFF		1.8 V	VDDA_0P8_UFS / VDDA_1P8_UFS		M-PHY	TBD		
AF7	ufs0_tx_dp0	UFS0_TX_DP0		O	OFF		1.8 V	VDDA_0P8_UFS / VDDA_1P8_UFS		M-PHY	TBD		
AF6	ufs0_tx_dp1	UFS0_TX_DP1		O	OFF		1.8 V	VDDA_0P8_UFS / VDDA_1P8_UFS		M-PHY	TBD		
AJ5	usb0_dm	USB0_DM		IO	OFF		3.3 V	VDDA_0P8_USB / VDDA_1P8_USB / VDDA_3P3_USB		USB2PHY	TBD		
AH6	usb0_dp	USB0_DP		IO	OFF		3.3 V	VDDA_0P8_USB / VDDA_1P8_USB / VDDA_3P3_USB		USB2PHY	TBD		
U6	usb0_drvvbus	USB0_DRVVBUS	0	O	PD	7	1.8 V/3.3 V	VDDSHV0	Yes	LVCMOS	TBD	0	0/1
		USB1_DRVVBUS	1	O									
		GPIO1_29	7	IO									
AC6	usb0_id	USB0_ID		A	OFF		3.3 V	VDDA_0P8_USB / VDDA_1P8_USB / VDDA_3P3_USB		USB2PHY	TBD		
AB6	usb0_rcalib	USB0_RCALIB		IO	OFF		3.3 V	VDDA_0P8_USB / VDDA_1P8_USB / VDDA_3P3_USB		USB2PHY	TBD		
AC7	usb0_vbus	USB0_VBUS		A	OFF		3.3 V	VDDA_0P8_USB / VDDA_1P8_USB / VDDA_3P3_USB		USB2PHY	TBD		
AH7	usb1_dm	USB1_DM		IO	OFF		3.3 V	VDDA_0P8_USB / VDDA_1P8_USB / VDDA_3P3_USB		USB2PHY	TBD		

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AJ6	usb1_dp	USB1_DP		IO	OFF		3.3 V	VDDA_0P8_USB / VDDA_1P8_USB / VDDA_3P3_USB		USB2PHY	TBD		
AD7	usb1_id	USB1_ID		A	OFF		3.3 V	VDDA_0P8_USB / VDDA_1P8_USB / VDDA_3P3_USB		USB2PHY	TBD		
AD9	usb1_rcalib	USB1_RCALIB		IO	OFF		3.3 V	VDDA_0P8_USB / VDDA_1P8_USB / VDDA_3P3_USB		USB2PHY	TBD		
AD8	usb1_vbus	USB1_VBUS		A	OFF		3.3 V	VDDA_0P8_USB / VDDA_1P8_USB / VDDA_3P3_USB		USB2PHY	TBD		
L14, V13, V16, W19	VDDAR_CORE	VDDAR_CORE		PWR									
L11, W12	VDDAR_CPU	VDDAR_CPU		PWR									
K19, T19	vddar_mcu	vddar_mcu		PWR									
H17	VDDA_0P8_CSIRX	VDDA_0P8_CSIRX		PWR									
G12, J12	VDDA_0P8_DP	VDDA_0P8_DP		PWR									
G14, H13	VDDA_0P8_DP_C	VDDA_0P8_DP_C		PWR									
H15	VDDA_0P8_DSITX	VDDA_0P8_DSITX		PWR									
J16	VDDA_0P8_DSITX_C	VDDA_0P8_DSITX_C		PWR									
AB9	VDDA_0P8_UFS	VDDA_0P8_UFS		PWR									
AA10	VDDA_0P8_USB	VDDA_0P8_USB		PWR									
AA15, Y14, Y16	VDDA_0P8_SERDES0_1	VDDA_0P8_SERDES0_1		PWR									
AA12, Y11, Y13	VDDA_0P8_SERDES2_3	VDDA_0P8_SERDES2_3		PWR									
AB14, AB15	VDDA_0P8_SERDES_C0_1	VDDA_0P8_SERDES_C0_1		PWR									
AB12, AB13	VDDA_0P8_SERDES_C2_3	VDDA_0P8_SERDES_C2_3		PWR									
G16	VDDA_1P8_CSIRX	VDDA_1P8_CSIRX		PWR									
H11	VDDA_1P8_DP	VDDA_1P8_DP		PWR									
J14	VDDA_1P8_DSITX	VDDA_1P8_DSITX		PWR									
AC8	VDDA_1P8_UFS	VDDA_1P8_UFS		PWR									
AC9	vdda_1p8_usb	vdda_1p8_usb		PWR									
AC14, AC15	VDDA_1P8_SERDES0_1	VDDA_1P8_SERDES0_1		PWR									
AC11, AC12	VDDA_1P8_SERDES2_3	VDDA_1P8_SERDES2_3		PWR									

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
AB10	vdda_3p3_usb	vdda_3p3_usb		PWR									
N22	VDDA_ADC0	VDDA_ADC0		TBD									
M23	VDDA_ADC1	VDDA_ADC1		TBD									
N9	VDDA_0P8_PLL_DDR	VDDA_0P8_PLL_DDR		PWR									
G18	VDDA_MCU_PLLGRP0	VDDA_MCU_PLLGRP0		PWR									
P21	VDDA_MCU_TEMP	VDDA_MCU_TEMP		PWR									
W7	VDDA_1P8_MLB	VDDA_1P8_MLB		PWR									
Y20	VDDA_PLLGRP0	VDDA_PLLGRP0		PWR									
W17	VDDA_PLLGRP1	VDDA_PLLGRP1		PWR									
M17	VDDA_PLLGRP2	VDDA_PLLGRP2		PWR									
L12	VDDA_PLLGRP3	VDDA_PLLGRP3		PWR									
R11	VDDA_PLLGRP4	VDDA_PLLGRP4		PWR									
P9	VDDA_PLLGRP5	VDDA_PLLGRP5		PWR									
W18	VDDA_PLLGRP6	VDDA_PLLGRP6		PWR									
W8	VDDA_0P8_PLL_MLB	VDDA_0P8_PLL_MLB		PWR									
P22	vdda_por_wkup	vdda_por_wkup		PWR									
W15	VDDA_TEMP0_1	VDDA_TEMP0_1		TBD									
H9	VDDA_TEMP2_3	VDDA_TEMP2_3		TBD									
M26	VMON_ER_VSYS	VMON_ER_VSYS		A									
V19	VMON_IR_VEXT	VMON_IR_VEXT		A									
H22	VDDA_WKUP	VDDA_WKUP		PWR									
U8, V7	VDDSHV0	VDDSHV0		PWR									
L22, M22	VDDSHV0_MCU	VDDSHV0_MCU		PWR									
AA19, AA20, AC19, AC20	VDDSHV1	VDDSHV1		PWR									
H19, H21, J20	VDDSHV1_MCU	VDDSHV1_MCU		PWR									
AA17, AB16, AB18, AC17	VDDSHV2	VDDSHV2		PWR									
J22, K21	VDDSHV2_MCU	VDDSHV2_MCU		PWR									
V21, W22	VDDSHV3	VDDSHV3		PWR									
AA21, Y22	VDDSHV4	VDDSHV4		PWR									
T20, T22	VDDSHV5	VDDSHV5		PWR									
U20, U22	VDDSHV6	VDDSHV6		PWR									
A1, G8, J8, K7, L8, M7, N8, P7, R8, T1	vdds_dds	vdds_dds		PWR									
H7, J6, R6, T7	vdds_dds_bias	vdds_dds_bias		PWR									
M9	VDDS_DDR_C	VDDS_DDR_C		PWR									
AA8, AB7, Y7	vdds_mmc0	vdds_mmc0		PWR									

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/TXDISABLE [14]
R21	VDDS_OSC1	VDDS_OSC1		PWR									
J10, K11, K13, K15, K17, K9, L10, L16, L18, M15, N14, N16, N18, P13, P15, P17, R14, R16, R18, R20, T15, T17, T9, U14, U16, U18, V15, V17, V20, W14	VDD_CORE	VDD_CORE		PWR									
N10, P11, R10, R12, U10, V11, V9, W10	VDD_CPU	VDD_CPU		PWR									
Y9	VDDA_0P8_DLL_MMC0	VDDA_0P8_DLL_MMC0		PWR									
L20, M19, M21, N20, P19	vdd_mcu	vdd_mcu		PWR									
AB11	vpp_core	vpp_core		PWR									
F17	VPP_MCU	VPP_MCU		PWR									
AA13, AC10, AC13, AD11, AD14, AD17, AE10, AE12, AE15, AE16, AE19, AE7, AF20, AF25, AF5, AG4, AG7, AH2, AH20, AH5, AJ4, AJ7, B3, B6, C1, C5, D2, D4, E1, E5, F4, G1, G7, H4, H6, K1, K4, L3, M1, M28, M4, M6, N27, N29, N3, P1, P28, P4, R3, U5	vss	vss		GND									

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/TXDISABLE [14]
A10, A13, A16, A19, A22, A7, AA11, AA14, AA16, AA18, AA7, AA9, AB17, AB19, AB20, AB22, AB8, AC16, AF11, AF14, AF17, AF8, AG10, AG13, AG16, AG19, AH11, AH14, AH17, AH8, AJ10, AJ13, AJ16, AJ19, B12, B15, B18, B21, B9, C11, C14, C17, C20, C8, D10, D13, D16, D19, D7, E12, E15, E9, F14, F8, G11, G13, G15, G17, H10, H12, H14, H16, H18, H20, H8, J11, J13, J15, J17, J21, J23, J7, J9, K10, K12, K14, K16, K18, K20, K22, K8, L13, L15, L17, L19, L21, L23, L7, L9, M10, M14, M16, M18, M20, M8, N15, N17, N19, N21, N7, P10, P12, P14, P16, P18, P20, P8, R13, R15, R17, R19, R7, R9, T10, T14, T16, T18, T21, T8, U15, U17, U19, U21, U9, V10, V12, V14, V18, V8, W11, W13, W16, W20, W9, Y10, Y12, Y15, Y17, Y19, Y21, Y8	VSS	VSS		GND									
F26	wkup_gpio0_0	MCU_SPI1_CLK	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	0	1/1
		MCU_SPI1_CLK	1	IO								0	
		WKUP_GPIO0_0	7	IO								0	
		MCU_BOOTMODE03	Bootstrap	I								0	
F25	wkup_gpio0_1	MCU_SPI1_D0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	0	1/1
		MCU_SPI1_D0	1	IO								0	
		WKUP_GPIO0_1	7	IO								0	
		MCU_BOOTMODE04	Bootstrap	I								0	
F28	wkup_gpio0_2	MCU_SPI1_D1	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	0	1/1
		MCU_SPI1_D1	1	IO								0	
		WKUP_GPIO0_2	7	IO								0	
		MCU_BOOTMODE05	Bootstrap	I								0	

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
F27	wkup_gpio0_3	MCU_SPI1_CS0	0	IO	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	1	0/1
		MCU_SPI1_CS0	1	IO								1	
		WKUP_GPIO0_3	7	IO								0	
G25	wkup_gpio0_4	MCU_MCAN1_TX	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		0/1
		MCU_MCAN1_TX	1	O									
		MCU_SPI0_CS3	2	IO								1	
		MCU_ADC_EXT_TRIGGER0	3	I								pad	
		WKUP_GPIO0_4	7	IO								0	
G24	wkup_gpio0_5	MCU_MCAN1_RX	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	1	0/1
		MCU_MCAN1_RX	1	I								1	
		MCU_SPI1_CS3	2	IO								1	
		MCU_ADC_EXT_TRIGGER1	3	I								pad	
		WKUP_GPIO0_5	7	IO								0	
F29	wkup_gpio0_6	WKUP_UART0_CTSn	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	1	0/1
		WKUP_UART0_CTSn	1	I								1	
		MCU_CPTS0_HW1TSPUSH	2	I								0	
		MCU_I2C1_SCL	3	IOD								1	
		WKUP_GPIO0_6	7	IO								0	
G28	wkup_gpio0_7	WKUP_UART0_RTSn	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		0/1
		WKUP_UART0_RTSn	1	O									
		MCU_CPTS0_HW2TSPUSH	2	I								0	
		MCU_I2C1_SDA	3	IOD								1	
		WKUP_GPIO0_7	7	IO								0	
G27	wkup_gpio0_8	MCU_I2C1_SCL	0	IOD	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	1	0/1
		MCU_I2C1_SCL	1	IOD								1	
		MCU_CPTS0_TS_SYNC	2	O									
		MCU_I3C1_SCL	3	IO								1	
		MCU_TIMER_IO6	4	IO								0	
		WKUP_GPIO0_8	7	IO								0	
G26	wkup_gpio0_9	MCU_I2C1_SDA	0	IOD	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	1	0/1
		MCU_I2C1_SDA	1	IOD								1	
		MCU_CPTS0_TS_COMP	2	O									
		MCU_I3C1_SDA	3	IO								1	
		MCU_TIMER_IO7	4	IO								0	
		WKUP_GPIO0_9	7	IO								0	

ADVANCE INFORMATION

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/ TXDISABLE [14]
H26	wkup_gpio0_10	MCU_EXT_REFCLK0	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	0	0/1
		MCU_EXT_REFCLK0	1	I								0	
		MCU_UART0_TXD	2	O									
		MCU_ADC_EXT_TRIGGER0	3	I								0	
		MCU_CPTS0_RFT_CLK	4	I								0	
		MCU_SYSCLKOUT0	5	O									
		WKUP_GPIO0_10	7	IO								0	
H27	wkup_gpio0_11	MCU_OBSCLK0	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		0/1
		MCU_OBSCLK0	1	O									
		MCU_UART0_RXD	2	I								1	
		MCU_ADC_EXT_TRIGGER1	3	I								0	
		MCU_TIMER_IO1	4	IO								0	
		MCU_I3C1_SDAPULLEN	5	O									
		MCU_CLKOUT0	6	OZ									
WKUP_GPIO0_11	7	IO	0										
G29	wkup_gpio0_12	MCU_UART0_TXD	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		1/1
		MCU_SPI0_CS1	1	O									
		WKUP_GPIO0_12	7	IO								0	
		MCU_BOOTMODE08	Bootstrap	I									
H28	wkup_gpio0_13	MCU_UART0_RXD	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	1	1/1
		MCU_SPI1_CS1	1	O									
		WKUP_GPIO0_13	7	IO								0	
		MCU_BOOTMODE09	Bootstrap	I									
H29	wkup_gpio0_14	MCU_UART0_CTSn	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	1	1/1
		MCU_SPI0_CS2	1	O									
		WKUP_GPIO0_14	7	IO								0	
		MCU_BOOTMODE06	Bootstrap	I									
J27	wkup_gpio0_15	MCU_UART0_RTSn	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		1/1
		MCU_SPI1_CS2	1	O									
		WKUP_GPIO0_15	7	IO								0	
		MCU_BOOTMODE07	Bootstrap	I									
J25	wkup_i2c0_scl	WKUP_I2C0_SCL	0	IOD	OFF	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	I2C OPEN DRAIN	TBD	1	1/0
		WKUP_GPIO0_62	7	IO								0	
H24	wkup_i2c0_sda	WKUP_I2C0_SDA	0	IOD	OFF	0	1.8 V/3.3 V	VDDSHV0_MCU	Yes	I2C OPEN DRAIN	TBD	1	1/0
		WKUP_GPIO0_63	7	IO								0	
N28	wkup_lfosc0_xi	WKUP_LFOSC0_XI		I	OFF		1.8 V	VDDA_WKUP		N16FFC_LF XOSC	TBD		

Table 4-1. Pin Attributes (continued)

BALL NUMBER [1]	BALL NAME [2]	SIGNAL NAME [3]	MUXMODE [4]	TYPE [5]	BALL RESET STATE [6]	BALL RESET REL. MUXMODE [7]	I/O VOLTAGE VALUE [8]	POWER [9]	HYS [10]	BUFFER TYPE [11]	PULL UP/DOWN TYPE [12]	DSIS [13]	RXACTIVE/TXDISABLE [14]
N26	wkup_lfosc0_xo	WKUP_LFOSC0_XO		O	OFF		1.8 V	VDDA_WKUP		N16FFC_LF_XOSC	TBD		
M29	wkup_osc0_xi	WKUP_OSC0_XI		I	OFF		1.8 V	VDDA_WKUP		N16FFC_H_FXOSC	TBD		
M27	wkup_osc0_xo	WKUP_OSC0_XO		O	OFF		1.8 V	VDDA_WKUP		N16FFC_H_FXOSC	TBD		
J29	wkup_uart0_rxd	WKUP_UART0_RXD	0	I	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD	1	0/1
		WKUP_GPIO0_56	7	IO								0	
J28	wkup_uart0_txd	WKUP_UART0_TXD	0	O	OFF	7	1.8 V/3.3 V	VDDSHV0_MCU	Yes	LVCMOS	TBD		0/1
		WKUP_GPIO0_57	7	IO								0	

The following list describes the table column headers:

1. **BALL NUMBER:** Ball numbers on the bottom side associated with each signal on the bottom.
2. **BALL NAME:** Mechanical name from package device (name is taken from muxmode 0).
3. **SIGNAL NAME:** Names of signals multiplexed on each ball (also notice that the name of the ball is the signal name in muxmode 0).

NOTE

Table 4-1, *Pin Attributes*, does not take into account the subsystem multiplexing signals. Subsystem multiplexing signals are described in Section 4.3, *Signal Descriptions*.

4. **MUXMODE:** Multiplexing mode number:
 - a. MUXMODE 0 is the primary muxmode. The primary muxmode is not necessarily the default muxmode.

NOTE

The default muxmode is the mode at the release of the reset; also see the BALL RESET REL. MUXMODE column.

- b. MUXMODE 1 through 7 are possible muxmodes for alternate functions. On each pin, some muxmodes are effectively used for alternate functions, while some muxmodes are not used. Only MUXMODE values which correspond to defined functions should be used.
 - c. MCU_BOOTMODE pins are latched on the rising edge of MCU_PORz_OUT. BOOTMODE pins are latched on the rising edge of PORz_OUT.
 - d. An empty box means Not Applicable.
5. **TYPE:** Signal type and direction:
 - I = Input
 - O = Output
 - IO = Input or Output
 - IOD = Open drain terminal - Input or Output
 - IOZ = Input, Output or Three-state terminal
 - OZ = Output or Three-state terminal
 - A = Analog
 - PWR = Power
 - GND = Ground
 - CAP = LDO Capacitor.
6. **BALL RESET STATE:** The state of the terminal at power-on reset:
 - DRIVE 0 (OFF): The buffer drives V_{OL} (pulldown or pullup resistor not activated).
 - DRIVE 1 (OFF): The buffer drives V_{OH} (pulldown or pullup resistor not activated).
 - OFF: High-impedance
 - PD: High-impedance with an active pulldown resistor
 - PU: High-impedance with an active pullup resistor
 - An empty box means Not Applicable.

For more information on the CORE_PWRON_RET_RST reset signal and its reset sources, see *Device Configuration* chapter in the device TRM.

7. **BALL RESET REL. MUXMODE:** This muxmode is automatically configured at the release of the rstoutn signal.
An empty box means Not Applicable.
8. **IO VOLTAGE VALUE:** This column describes the IO voltage value (the corresponding power supply).
An empty box means Not Applicable.
9. **POWER:** The voltage supply that powers the terminal IO buffers.

An empty box means Not Applicable.

10. **HYS:** Indicates if the input buffer has hysteresis:

- Yes: With hysteresis
- No: Without hysteresis

An empty box means No.

For more information, see the hysteresis values in [Section 5.7](#), *Electrical Characteristics*.

11. **BUFFER TYPE:** This column describes the associated output buffer type

An empty box means Not Applicable.

For drive strength of the associated output buffer, refer to [Section 5.7](#), *Electrical Characteristics*.

12. **PULL UP/DOWN TYPE:** indicates the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.

- PU: Internal pullup
- PD: Internal pulldown
- PU/PD: Internal pullup and pulldown
- An empty box means No pull.

13. **DSIS:** The deselected input state (DSIS) indicates the state driven on the peripheral input (logic "0", logic "1", or "PIN" level) when the peripheral pin function is not selected by any of the PINCTLx registers.

- 0: Logic 0 driven on the input signal port of the peripheral.
- 1: Logic 1 driven on the input signal port of the peripheral.
- An empty box means Not Applicable.

14. **RXACTIVE / TXDISABLE:** This column indicates the default value of the RXACTIVE / TXDISABLE bits in the PADCONFIG register.

- RXACTIVE: 0 = receiver disabled, 1 = receiver enabled.
- TXDISABLE: 0 = driver enabled, 1 = driver disabled.
- An empty box means Not Applicable.

NOTE

Configuring two pins to the same input signal is not supported as it can yield unexpected results. This can be easily prevented with the proper software configuration (HiZ mode is not an input signal).

NOTE

When a pad is set into a multiplexing mode which is not defined by pin multiplexing, that pad's behavior is undefined. This should be avoided.

4.3 Signal Descriptions

Many signals are available on multiple pins, according to the software configuration of the pin multiplexing options.

The following list describes the column headers:

- (1) **SIGNAL NAME:** The name of the signal passing through the pin.

NOTE

In [Table 4-1](#) and [Table 4-125](#) are not described the subsystem multiplexing signals.

- (2) **DESCRIPTION:** Description of the signal

- (3) **PIN TYPE:** Signal direction and type:

- I = Input
- O = Output
- IO = Input or Output
- IOD = Open drain terminal - Input or Output
- IOZ = Input, Output or Three-state terminal
- OZ = Output or Three-state terminal
- A = Analog
- PWR = Power
- GND = Ground
- CAP = LDO Capacitor

- (4) **BALL:** Associated balls bottom

For more information on the I/O cell configurations, see *Pad Configuration Registers* section in *Device Configuration* chapter in the device TRM.

4.3.1 ADC

NOTE

The ADC can be configured to be used as a GPI. For more information, see *Analog-to-Digital Converter (ADC)* section in *Peripherals* chapter in the device TRM.

4.3.1.1 MCU Domain

Table 4-2. ADC Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_ADC_EXT_TRIGGER0	ADC Trigger Input	I	A28, G25, H26
MCU_ADC_EXT_TRIGGER1	ADC Trigger Input	I	A27, G24, H27

Table 4-3. ADC0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_ADC0_AIN0	ADC Analog Input 0	A	K25
MCU_ADC0_AIN1	ADC Analog Input 1	A	K26
MCU_ADC0_AIN2	ADC Analog Input 2	A	K28
MCU_ADC0_AIN3	ADC Analog Input 3	A	L28
MCU_ADC0_AIN4	ADC Analog Input 4	A	K24
MCU_ADC0_AIN5	ADC Analog Input 5	A	K27
MCU_ADC0_AIN6	ADC Analog Input 6	A	K29
MCU_ADC0_AIN7	ADC Analog Input 7	A	L29

Table 4-4. ADC1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_ADC1_AIN0	ADC Analog Input 0	A	N23
MCU_ADC1_AIN1	ADC Analog Input 1	A	M25
MCU_ADC1_AIN2	ADC Analog Input 2	A	L24
MCU_ADC1_AIN3	ADC Analog Input 3	A	L26
MCU_ADC1_AIN4	ADC Analog Input 4	A	N24
MCU_ADC1_AIN5	ADC Analog Input 5	A	M24
MCU_ADC1_AIN6	ADC Analog Input 6	A	L25
MCU_ADC1_AIN7	ADC Analog Input 7	A	L27

4.3.2 DDRSS

4.3.2.1 MAIN Domain

Table 4-5. DDRSS Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
DDR_RET	External IO Retention Enable	I	P6

Table 4-6. DDRSS0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
DDR0_CKN	DDRSS Differential Clock (negative)	IO	J1
DDR0_CKP	DDRSS Differential Clock (positive)	IO	H1
DDR0_RESETh	DDRSS Reset	IO	K6
DDR0_CA0	DDRSS Command Address	IO	G4
DDR0_CA1	DDRSS Command Address	IO	H3
DDR0_CA2	DDRSS Command Address	IO	K5
DDR0_CA3	DDRSS Command Address	IO	J4
DDR0_CA4	DDRSS Command Address	IO	K2
DDR0_CA5	DDRSS Command Address	IO	H5
DDR0_CAL0 ⁽¹⁾	IO Pad Calibration Resistor	A	H2
DDR0_CKE0	DDRSS Clock Enable	IO	G3
DDR0_CKE1	DDRSS Clock Enable	IO	J3
DDR0_CSn0_0	DDRSS Chip Select	IO	J5
DDR0_CSn0_1	DDRSS Chip Select	IO	K3
DDR0_CSn1_0	DDRSS Chip Select	IO	G5
DDR0_CSn1_1	DDRSS Chip Select	IO	J2
DDR0_DM0	DDRSS Data Mask	IO	A3
DDR0_DM1	DDRSS Data Mask	IO	E4
DDR0_DM2	DDRSS Data Mask	IO	N1
DDR0_DM3	DDRSS Data Mask	IO	R5
DDR0_DQ0	DDRSS Data	IO	A5
DDR0_DQ1	DDRSS Data	IO	A6
DDR0_DQ2	DDRSS Data	IO	B5
DDR0_DQ3	DDRSS Data	IO	C2
DDR0_DQ4	DDRSS Data	IO	B4
DDR0_DQ5	DDRSS Data	IO	C3

Table 4-6. DDRSS0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
DDR0_DQ6	DDRSS Data	IO	A2
DDR0_DQ7	DDRSS Data	IO	A4
DDR0_DQ8	DDRSS Data	IO	D1
DDR0_DQ9	DDRSS Data	IO	C4
DDR0_DQ10	DDRSS Data	IO	F1
DDR0_DQ11	DDRSS Data	IO	G2
DDR0_DQ12	DDRSS Data	IO	F2
DDR0_DQ13	DDRSS Data	IO	F3
DDR0_DQ14	DDRSS Data	IO	D3
DDR0_DQ15	DDRSS Data	IO	F5
DDR0_DQ16	DDRSS Data	IO	L5
DDR0_DQ17	DDRSS Data	IO	M5
DDR0_DQ18	DDRSS Data	IO	N5
DDR0_DQ19	DDRSS Data	IO	L4
DDR0_DQ20	DDRSS Data	IO	L2
DDR0_DQ21	DDRSS Data	IO	L1
DDR0_DQ22	DDRSS Data	IO	N2
DDR0_DQ23	DDRSS Data	IO	N4
DDR0_DQ24	DDRSS Data	IO	T3
DDR0_DQ25	DDRSS Data	IO	T2
DDR0_DQ26	DDRSS Data	IO	P2
DDR0_DQ27	DDRSS Data	IO	P3
DDR0_DQ28	DDRSS Data	IO	P5
DDR0_DQ29	DDRSS Data	IO	R4
DDR0_DQ30	DDRSS Data	IO	T4
DDR0_DQ31	DDRSS Data	IO	T5
DDR0_DQS0N	DDRSS Complimentary Data Strobe	IO	B1
DDR0_DQS0P	DDRSS Data Strobe	IO	B2
DDR0_DQS1N	DDRSS Complimentary Data Strobe	IO	E2
DDR0_DQS1P	DDRSS Data Strobe	IO	E3
DDR0_DQS2N	DDRSS Complimentary Data Strobe	IO	M2
DDR0_DQS2P	DDRSS Data Strobe	IO	M3
DDR0_DQS3N	DDRSS Complimentary Data Strobe	IO	R1
DDR0_DQS3P	DDRSS Data Strobe	IO	R2

(1) An external 240 Ω \pm 1% resistor must be connected between this pin and VSS. No external voltage should be applied to this pin.

4.3.3 GPIO

4.3.3.1 MAIN Domain

Table 4-7. GPIO0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
GPIO0_0	General Purpose Input/Output	IO	AC18
GPIO0_1	General Purpose Input/Output	IO	AC23
GPIO0_2	General Purpose Input/Output	IO	AG22
GPIO0_3	General Purpose Input/Output	IO	AF22

Table 4-7. GPIO0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
GPIO0_4	General Purpose Input/Output	IO	AJ23
GPIO0_5	General Purpose Input/Output	IO	AH23
GPIO0_6	General Purpose Input/Output	IO	AD20
GPIO0_7	General Purpose Input/Output	IO	AD22
GPIO0_8	General Purpose Input/Output	IO	AE20
GPIO0_9	General Purpose Input/Output	IO	AJ20
GPIO0_10	General Purpose Input/Output	IO	AG20
GPIO0_11	General Purpose Input/Output	IO	AD21
GPIO0_12	General Purpose Input/Output	IO	AF24
GPIO0_13	General Purpose Input/Output	IO	AJ24
GPIO0_14	General Purpose Input/Output	IO	AG24
GPIO0_15	General Purpose Input/Output	IO	AD24
GPIO0_16	General Purpose Input/Output	IO	AC24
GPIO0_17	General Purpose Input/Output	IO	AE24
GPIO0_18	General Purpose Input/Output	IO	AJ21
GPIO0_19	General Purpose Input/Output	IO	AE21
GPIO0_100	General Purpose Input/Output	IO	W28
GPIO0_101	General Purpose Input/Output	IO	V25
GPIO0_102	General Purpose Input/Output	IO	W27
GPIO0_103	General Purpose Input/Output	IO	W29
GPIO0_104	General Purpose Input/Output	IO	W26
GPIO0_105	General Purpose Input/Output	IO	Y29
GPIO0_106	General Purpose Input/Output	IO	Y27
GPIO0_107	General Purpose Input/Output	IO	W24
GPIO0_108	General Purpose Input/Output	IO	W25
GPIO0_109	General Purpose Input/Output	IO	V26
GPIO0_110	General Purpose Input/Output	IO	V24
GPIO0_111	General Purpose Input/Output	IO	AA2
GPIO0_112	General Purpose Input/Output	IO	Y4
GPIO0_113	General Purpose Input/Output	IO	AA1
GPIO0_114	General Purpose Input/Output	IO	AB5
GPIO0_115	General Purpose Input/Output	IO	AA3
GPIO0_116	General Purpose Input/Output	IO	Y3
GPIO0_117	General Purpose Input/Output	IO	W4
GPIO0_118	General Purpose Input/Output	IO	Y1
GPIO0_119	General Purpose Input/Output	IO	Y5
GPIO0_120	General Purpose Input/Output	IO	Y2
GPIO0_121	General Purpose Input/Output	IO	AB2
GPIO0_122	General Purpose Input/Output	IO	AB3
GPIO0_123	General Purpose Input/Output	IO	AC2
GPIO0_124	General Purpose Input/Output	IO	AB1
GPIO0_125	General Purpose Input/Output	IO	AA4
GPIO0_126	General Purpose Input/Output	IO	AB4
GPIO0_127	General Purpose Input/Output	IO	AC4
GPIO0_20	General Purpose Input/Output	IO	AH21
GPIO0_21	General Purpose Input/Output	IO	AE22
GPIO0_22	General Purpose Input/Output	IO	AG23

ADVANCE INFORMATION

Table 4-7. GPIO0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
GPIO0_23	General Purpose Input/Output	IO	AF23
GPIO0_24	General Purpose Input/Output	IO	AD23
GPIO0_25	General Purpose Input/Output	IO	AH24
GPIO0_26	General Purpose Input/Output	IO	AG21
GPIO0_27	General Purpose Input/Output	IO	AE23
GPIO0_28	General Purpose Input/Output	IO	AC21
GPIO0_29	General Purpose Input/Output	IO	Y23
GPIO0_30	General Purpose Input/Output	IO	AF21
GPIO0_31	General Purpose Input/Output	IO	AB23
GPIO0_32	General Purpose Input/Output	IO	AJ25
GPIO0_33	General Purpose Input/Output	IO	AH25
GPIO0_34	General Purpose Input/Output	IO	AG25
GPIO0_35	General Purpose Input/Output	IO	AH26
GPIO0_36	General Purpose Input/Output	IO	AJ27
GPIO0_37	General Purpose Input/Output	IO	AJ26
GPIO0_38	General Purpose Input/Output	IO	AC22
GPIO0_39	General Purpose Input/Output	IO	AJ22
GPIO0_40	General Purpose Input/Output	IO	AH22
GPIO0_41	General Purpose Input/Output	IO	AD19
GPIO0_42	General Purpose Input/Output	IO	AD18
GPIO0_43	General Purpose Input/Output	IO	AF28
GPIO0_44	General Purpose Input/Output	IO	AE28
GPIO0_45	General Purpose Input/Output	IO	AE27
GPIO0_46	General Purpose Input/Output	IO	AD26
GPIO0_47	General Purpose Input/Output	IO	AD25
GPIO0_48	General Purpose Input/Output	IO	AC29
GPIO0_49	General Purpose Input/Output	IO	AE26
GPIO0_50	General Purpose Input/Output	IO	AC28
GPIO0_51	General Purpose Input/Output	IO	AC27
GPIO0_52	General Purpose Input/Output	IO	AB26
GPIO0_53	General Purpose Input/Output	IO	AB25
GPIO0_54	General Purpose Input/Output	IO	AJ28
GPIO0_55	General Purpose Input/Output	IO	AH27
GPIO0_56	General Purpose Input/Output	IO	AH29
GPIO0_57	General Purpose Input/Output	IO	AG28
GPIO0_58	General Purpose Input/Output	IO	AG27
GPIO0_59	General Purpose Input/Output	IO	AH28
GPIO0_60	General Purpose Input/Output	IO	AB24
GPIO0_61	General Purpose Input/Output	IO	AB29
GPIO0_62	General Purpose Input/Output	IO	AB28
GPIO0_63	General Purpose Input/Output	IO	AE29
GPIO0_64	General Purpose Input/Output	IO	AD28
GPIO0_65	General Purpose Input/Output	IO	AD27
GPIO0_66	General Purpose Input/Output	IO	AC25
GPIO0_67	General Purpose Input/Output	IO	AD29
GPIO0_68	General Purpose Input/Output	IO	AB27
GPIO0_69	General Purpose Input/Output	IO	AC26

Table 4-7. GPIO0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
GPIO0_70	General Purpose Input/Output	IO	AA24
GPIO0_71	General Purpose Input/Output	IO	AA28
GPIO0_72	General Purpose Input/Output	IO	Y24
GPIO0_73	General Purpose Input/Output	IO	AA25
GPIO0_74	General Purpose Input/Output	IO	AG26
GPIO0_75	General Purpose Input/Output	IO	AF27
GPIO0_76	General Purpose Input/Output	IO	AF26
GPIO0_77	General Purpose Input/Output	IO	AE25
GPIO0_78	General Purpose Input/Output	IO	AF29
GPIO0_79	General Purpose Input/Output	IO	AG29
GPIO0_80	General Purpose Input/Output	IO	Y25
GPIO0_81	General Purpose Input/Output	IO	AA26
GPIO0_82	General Purpose Input/Output	IO	AA29
GPIO0_83	General Purpose Input/Output	IO	Y26
GPIO0_84	General Purpose Input/Output	IO	AA27
GPIO0_85	General Purpose Input/Output	IO	U23
GPIO0_86	General Purpose Input/Output	IO	U26
GPIO0_87	General Purpose Input/Output	IO	V28
GPIO0_88	General Purpose Input/Output	IO	V29
GPIO0_89	General Purpose Input/Output	IO	V27
GPIO0_90	General Purpose Input/Output	IO	U28
GPIO0_91	General Purpose Input/Output	IO	U29
GPIO0_92	General Purpose Input/Output	IO	U25
GPIO0_93	General Purpose Input/Output	IO	U27
GPIO0_94	General Purpose Input/Output	IO	U24
GPIO0_95	General Purpose Input/Output	IO	R23
GPIO0_96	General Purpose Input/Output	IO	T23
GPIO0_97	General Purpose Input/Output	IO	Y28
GPIO0_98	General Purpose Input/Output	IO	V23
GPIO0_99	General Purpose Input/Output	IO	W23

ADVANCE INFORMATION
Table 4-8. GPIO1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
GPIO1_0	General Purpose Input/Output	IO	AD5
GPIO1_1	General Purpose Input/Output	IO	W5
GPIO1_2	General Purpose Input/Output	IO	W6
GPIO1_3	General Purpose Input/Output	IO	W3
GPIO1_4	General Purpose Input/Output	IO	V4
GPIO1_5	General Purpose Input/Output	IO	W2
GPIO1_6	General Purpose Input/Output	IO	W1
GPIO1_7	General Purpose Input/Output	IO	AC5
GPIO1_8	General Purpose Input/Output	IO	AA5
GPIO1_9	General Purpose Input/Output	IO	Y6
GPIO1_10	General Purpose Input/Output	IO	AA6
GPIO1_11	General Purpose Input/Output	IO	U2
GPIO1_12	General Purpose Input/Output	IO	U3

Table 4-8. GPIO1 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
GPIO1_13	General Purpose Input/Output	IO	V6
GPIO1_14	General Purpose Input/Output	IO	V5
GPIO1_15	General Purpose Input/Output	IO	R26
GPIO1_16	General Purpose Input/Output	IO	R25
GPIO1_17	General Purpose Input/Output	IO	P24
GPIO1_18	General Purpose Input/Output	IO	R24
GPIO1_19	General Purpose Input/Output	IO	P25
GPIO1_20	General Purpose Input/Output	IO	R29
GPIO1_21	General Purpose Input/Output	IO	P23
GPIO1_22	General Purpose Input/Output	IO	R28
GPIO1_23	General Purpose Input/Output	IO	T28
GPIO1_24	General Purpose Input/Output	IO	T29
GPIO1_25	General Purpose Input/Output	IO	T27
GPIO1_26	General Purpose Input/Output	IO	T24
GPIO1_27	General Purpose Input/Output	IO	T26
GPIO1_28	General Purpose Input/Output	IO	T25
GPIO1_29	General Purpose Input/Output	IO	U6
GPIO1_30	General Purpose Input/Output	IO	AD1
GPIO1_31	General Purpose Input/Output	IO	AC1
GPIO1_32	General Purpose Input/Output	IO	AC3
GPIO1_33	General Purpose Input/Output	IO	AD3
GPIO1_34	General Purpose Input/Output	IO	AD2
GPIO1_35	General Purpose Input/Output	IO	AE2

4.3.3.2 WKUP Domain**Table 4-9. GPIO0 Signal Descriptions**

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
WKUP_GPIO0_0	General Purpose Input/Output	IO	F26
WKUP_GPIO0_1	General Purpose Input/Output	IO	F25
WKUP_GPIO0_2	General Purpose Input/Output	IO	F28
WKUP_GPIO0_3	General Purpose Input/Output	IO	F27
WKUP_GPIO0_4	General Purpose Input/Output	IO	G25
WKUP_GPIO0_5	General Purpose Input/Output	IO	G24
WKUP_GPIO0_6	General Purpose Input/Output	IO	F29
WKUP_GPIO0_7	General Purpose Input/Output	IO	G28
WKUP_GPIO0_8	General Purpose Input/Output	IO	G27
WKUP_GPIO0_9	General Purpose Input/Output	IO	G26
WKUP_GPIO0_10	General Purpose Input/Output	IO	H26
WKUP_GPIO0_11	General Purpose Input/Output	IO	H27
WKUP_GPIO0_12	General Purpose Input/Output	IO	G29
WKUP_GPIO0_13	General Purpose Input/Output	IO	H28
WKUP_GPIO0_14	General Purpose Input/Output	IO	H29
WKUP_GPIO0_15	General Purpose Input/Output	IO	J27
WKUP_GPIO0_16	General Purpose Input/Output	IO	E20
WKUP_GPIO0_17	General Purpose Input/Output	IO	C21

Table 4-9. GPIO0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
WKUP_GPIO0_18	General Purpose Input/Output	IO	D21
WKUP_GPIO0_19	General Purpose Input/Output	IO	D20
WKUP_GPIO0_20	General Purpose Input/Output	IO	G19
WKUP_GPIO0_21	General Purpose Input/Output	IO	G20
WKUP_GPIO0_22	General Purpose Input/Output	IO	F20
WKUP_GPIO0_23	General Purpose Input/Output	IO	F21
WKUP_GPIO0_24	General Purpose Input/Output	IO	E21
WKUP_GPIO0_25	General Purpose Input/Output	IO	B22
WKUP_GPIO0_26	General Purpose Input/Output	IO	G21
WKUP_GPIO0_27	General Purpose Input/Output	IO	F19
WKUP_GPIO0_28	General Purpose Input/Output	IO	E19
WKUP_GPIO0_29	General Purpose Input/Output	IO	F22
WKUP_GPIO0_30	General Purpose Input/Output	IO	A23
WKUP_GPIO0_31	General Purpose Input/Output	IO	B23
WKUP_GPIO0_32	General Purpose Input/Output	IO	D22
WKUP_GPIO0_33	General Purpose Input/Output	IO	G22
WKUP_GPIO0_34	General Purpose Input/Output	IO	D23
WKUP_GPIO0_35	General Purpose Input/Output	IO	C23
WKUP_GPIO0_36	General Purpose Input/Output	IO	C22
WKUP_GPIO0_37	General Purpose Input/Output	IO	E22
WKUP_GPIO0_38	General Purpose Input/Output	IO	B27
WKUP_GPIO0_39	General Purpose Input/Output	IO	C25
WKUP_GPIO0_40	General Purpose Input/Output	IO	A28
WKUP_GPIO0_41	General Purpose Input/Output	IO	A27
WKUP_GPIO0_42	General Purpose Input/Output	IO	A26
WKUP_GPIO0_43	General Purpose Input/Output	IO	B25
WKUP_GPIO0_44	General Purpose Input/Output	IO	B26
WKUP_GPIO0_45	General Purpose Input/Output	IO	C24
WKUP_GPIO0_46	General Purpose Input/Output	IO	A25
WKUP_GPIO0_47	General Purpose Input/Output	IO	D24
WKUP_GPIO0_48	General Purpose Input/Output	IO	A24
WKUP_GPIO0_49	General Purpose Input/Output	IO	B24
WKUP_GPIO0_50	General Purpose Input/Output	IO	E23
WKUP_GPIO0_51	General Purpose Input/Output	IO	F23
WKUP_GPIO0_52	General Purpose Input/Output	IO	E27
WKUP_GPIO0_53	General Purpose Input/Output	IO	E24
WKUP_GPIO0_54	General Purpose Input/Output	IO	E28
WKUP_GPIO0_55	General Purpose Input/Output	IO	E25
WKUP_GPIO0_56	General Purpose Input/Output	IO	J29
WKUP_GPIO0_57	General Purpose Input/Output	IO	J28
WKUP_GPIO0_58	General Purpose Input/Output	IO	D29
WKUP_GPIO0_59	General Purpose Input/Output	IO	C29
WKUP_GPIO0_60	General Purpose Input/Output	IO	D26
WKUP_GPIO0_61	General Purpose Input/Output	IO	D25
WKUP_GPIO0_62	General Purpose Input/Output	IO	J25
WKUP_GPIO0_63	General Purpose Input/Output	IO	H24
WKUP_GPIO0_64	General Purpose Input/Output	IO	J26

ADVANCE INFORMATION

Table 4-9. GPIO0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
WKUP_GPIO0_65	General Purpose Input/Output	IO	H25
WKUP_GPIO0_66	General Purpose Input/Output	IO	E26
WKUP_GPIO0_67	General Purpose Input/Output	IO	G23

4.3.4 I2C

4.3.4.1 MAIN Domain

Table 4-10. I2C0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
I2C0_SCL	I2C Clock	IOD	AC5
I2C0_SDA	I2C Data	IOD	AA5

Table 4-11. I2C1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
I2C1_SCL	I2C Clock	IOD	Y6
I2C1_SDA	I2C Data	IOD	AA6

Table 4-12. I2C2 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
I2C2_SCL	I2C Clock	IOD	AA1, U23, W5
I2C2_SDA	I2C Data	IOD	AB5, U26, W6

Table 4-13. I2C3 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
I2C3_SCL	I2C Clock	IOD	T26, V27, Y4
I2C3_SDA	I2C Data	IOD	T25, U28, W4

Table 4-14. I2C4 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
I2C4_SCL	I2C Clock	IOD	AD19, P25, Y5
I2C4_SDA	I2C Data	IOD	AD18, R29, Y1

Table 4-15. I2C5 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
I2C5_SCL	I2C Clock	IOD	T28, Y26
I2C5_SDA	I2C Data	IOD	AA27, T29

Table 4-16. I2C6 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
I2C6_SCL	I2C Clock	IOD	AA3, U29, W2
I2C6_SDA	I2C Data	IOD	U25, W1, Y2

4.3.4.2 MCU Domain

Table 4-17. I2C0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_I2C0_SCL	I2C Clock	IOD	J26
MCU_I2C0_SDA	I2C Data	IOD	H25

Table 4-18. I2C1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_I2C1_SCL	I2C Clock	IOD	F29, G27
MCU_I2C1_SDA	I2C Data	IOD	G26, G28

4.3.4.3 WKUP Domain

Table 4-19. I2C0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
WKUP_I2C0_SCL	I2C Clock	IOD	J25
WKUP_I2C0_SDA	I2C Data	IOD	H24

4.3.5 I3C

4.3.5.1 MAIN Domain

Table 4-20. I3C0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
I3C0_SCL	I3C Clock	IO	W2
I3C0_SDA	I3C Data	IO	W1
I3C0_SDAPULLEN	MAIN domain I3C Data Pull Enable	O	AB4, U2

4.3.5.2 MCU Domain

Table 4-21. I3C0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_I3C0_SCL	I3C Clock	IO	D26
MCU_I3C0_SDA	I3C Data	IO	D25
MCU_I3C0_SDAPULLEN	MCU domain I3C Data Pull Enable	O	E26

Table 4-22. I3C1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_I3C1_SCL	I3C Clock	IO	G27
MCU_I3C1_SDA	I3C Data	IO	G26
MCU_I3C1_SDAPULLEN	MCU domain I3C Data Pull Enable	O	G23, H27

4.3.6 MCAN

4.3.6.1 MAIN Domain

Table 4-23. MCAN0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN0_RX	MCAN Receive Data	I	W5
MCAN0_TX	MCAN Transmit Data	O	W6

Table 4-24. MCAN1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN1_RX	MCAN Receive Data	I	W3
MCAN1_TX	MCAN Transmit Data	O	V4

Table 4-25. MCAN2 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN2_RX	MCAN Receive Data	I	AC2, W2
MCAN2_TX	MCAN Transmit Data	O	AB1, W1

Table 4-26. MCAN3 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN3_RX	MCAN Receive Data	I	AC4
MCAN3_TX	MCAN Transmit Data	O	AD5

Table 4-27. MCAN4 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN4_RX	MCAN Receive Data	I	AJ20, AJ24
MCAN4_TX	MCAN Transmit Data	O	AE20, AF24

Table 4-28. MCAN5 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN5_RX	MCAN Receive Data	I	AD24, AE21
MCAN5_TX	MCAN Transmit Data	O	AG24, AJ21

Table 4-29. MCAN6 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN6_RX	MCAN Receive Data	I	AE24, AG21
MCAN6_TX	MCAN Transmit Data	O	AC24, AH21

Table 4-30. MCAN7 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN7_RX	MCAN Receive Data	I	AG25, Y23

Table 4-30. MCAN7 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN7_TX	MCAN Transmit Data	O	AC21, AH25

Table 4-31. MCAN8 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN8_RX	MCAN Receive Data	I	AB23, AJ27
MCAN8_TX	MCAN Transmit Data	O	AF21, AH26

Table 4-32. MCAN9 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN9_RX	MCAN Receive Data	I	AC27
MCAN9_TX	MCAN Transmit Data	O	AC28

Table 4-33. MCAN10 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN10_RX	MCAN Receive Data	I	AB25
MCAN10_TX	MCAN Transmit Data	O	AB26

Table 4-34. MCAN11 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN11_RX	MCAN Receive Data	I	AA28
MCAN11_TX	MCAN Transmit Data	O	AA24

Table 4-35. MCAN12 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN12_RX	MCAN Receive Data	I	AA29
MCAN12_TX	MCAN Transmit Data	O	AA26

Table 4-36. MCAN13 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCAN13_RX	MCAN Receive Data	I	AA27
MCAN13_TX	MCAN Transmit Data	O	Y26

4.3.6.2 MCU Domain**Table 4-37. MCAN0 Signal Descriptions**

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_MCAN0_RX	MCAN Receive Data	I	C29
MCU_MCAN0_TX	MCAN Transmit Data	O	D29

Table 4-38. MCAN1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_MCAN1_RX	MCAN Receive Data	I	G24
MCU_MCAN1_TX	MCAN Transmit Data	O	G25

4.3.7 MCSPI

4.3.7.1 MAIN Domain

Table 4-39. MCSPI0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
SPI0_CLK	SPI Clock	IO	AA1
SPI0_CS0	SPI Chip Select 0	IO	AA2
SPI0_CS1	SPI Chip Select 1	IO	Y4
SPI0_CS2	SPI Chip Select 2	IO	AC2
SPI0_CS3	SPI Chip Select 3	IO	AB1
SPI0_D0	SPI Data 0	IO	AB5
SPI0_D1	SPI Data 1	IO	AA3

Table 4-40. MCSPI1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
SPI1_CLK	SPI Clock	IO	Y1
SPI1_CS0	SPI Chip Select 0	IO	Y3
SPI1_CS1	SPI Chip Select 1	IO	W4
SPI1_CS2	SPI Chip Select 2	IO	AD19
SPI1_CS3	SPI Chip Select 3	IO	AD18
SPI1_D0	SPI Data 0	IO	Y5
SPI1_D1	SPI Data 1	IO	Y2

Table 4-41. MCSPI2 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
SPI2_CLK	SPI Clock	IO	AB1
SPI2_CS0	SPI Chip Select 0	IO	AC2
SPI2_CS1	SPI Chip Select 1	IO	AB2
SPI2_CS2	SPI Chip Select 2	IO	AB3
SPI2_CS3	SPI Chip Select 3	IO	U2
SPI2_D0	SPI Data 0	IO	AC4
SPI2_D1	SPI Data 1	IO	AD5

Table 4-42. MCSPI3 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
SPI3_CLK	SPI Clock	IO	Y25
SPI3_CS0	SPI Chip Select 0	IO	AA24
SPI3_CS1	SPI Chip Select 1	IO	AB26
SPI3_CS2	SPI Chip Select 2	IO	AB25

Table 4-42. MCSPI3 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
SPI3_CS3	SPI Chip Select 3	IO	Y24
SPI3_D0	SPI Data 0	IO	AA26
SPI3_D1	SPI Data 1	IO	AA29

Table 4-43. MCSPI5 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
SPI5_CLK	SPI Clock	IO	W29
SPI5_CS0	SPI Chip Select 0	IO	W27
SPI5_CS1	SPI Chip Select 1	IO	W25
SPI5_CS2	SPI Chip Select 2	IO	W28
SPI5_CS3	SPI Chip Select 3	IO	W23
SPI5_D0	SPI Data 0	IO	V25
SPI5_D1	SPI Data 1	IO	W24

Table 4-44. MCSPI6 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
SPI6_CLK	SPI Clock	IO	AC22
SPI6_CS0	SPI Chip Select 0	IO	AC21
SPI6_CS1	SPI Chip Select 1	IO	AG20
SPI6_CS2	SPI Chip Select 2	IO	AD21
SPI6_CS3	SPI Chip Select 3	IO	AF21
SPI6_D0	SPI Data 0	IO	AJ22
SPI6_D1	SPI Data 1	IO	AH22

Table 4-45. MCSPI7 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
SPI7_CLK	SPI Clock	IO	U3
SPI7_CS0	SPI Chip Select 0	IO	U2
SPI7_CS1	SPI Chip Select 1	IO	AB3
SPI7_CS2	SPI Chip Select 2	IO	AA4
SPI7_CS3	SPI Chip Select 3	IO	AB4
SPI7_D0	SPI Data 0	IO	V6
SPI7_D1	SPI Data 1	IO	V5

4.3.7.2 MCU Domain**Table 4-46. MCSPI0 Signal Descriptions**

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_SPI0_CLK	SPI Clock	IO	E27
MCU_SPI0_CS0	SPI Chip Select 0	IO	E25
MCU_SPI0_CS1	SPI Chip Select 1	IO	C23, G29
MCU_SPI0_CS2	SPI Chip Select 2	IO	E22, H29
MCU_SPI0_CS3	SPI Chip Select 3	IO	G25

Table 4-46. MCSPI0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_SPI0_D0	SPI Data 0	IO	E24
MCU_SPI0_D1	SPI Data 1	IO	E28

Table 4-47. MCSPI1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_SPI1_CLK	SPI Clock	IO	F26
MCU_SPI1_CS0	SPI Chip Select 0	IO	F27
MCU_SPI1_CS1	SPI Chip Select 1	O	G22, H28
MCU_SPI1_CS2	SPI Chip Select 2	O	D23, J27
MCU_SPI1_CS3	SPI Chip Select 3	IO	G24
MCU_SPI1_D0	SPI Data 0	IO	F25
MCU_SPI1_D1	SPI Data 1	IO	F28

4.3.8 UART

4.3.8.1 MAIN Domain

Table 4-48. UART0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UART0_CTSn	UART Clear to Send (active low)	I	AC2, Y3
UART0_DCDn	UART Data Carrier Detect (active low)	I	P23
UART0_DSRn	UART Data Set Ready (active low)	I	R28
UART0_DTRn	UART Data Terminal Ready (active low)	O	T27
UART0_RIn	UART Ring Indicator	I	T24
UART0_RTSn	UART Request to Send (active low)	O	AA2, AB1
UART0_RXD	UART Receive Data	I	AB2, AC23
UART0_TXD	UART Transmit Data	O	AB3, AG22

Table 4-49. UART1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UART1_CTSn	UART Clear to Send (active low)	I	AA1, AC4
UART1_RTSn	UART Request to Send (active low)	O	AB5, AD5
UART1_RXD	UART Receive Data	I	AA4, AF22
UART1_TXD	UART Transmit Data	O	AB4, AJ23

Table 4-50. UART2 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UART2_CTSn	UART Clear to Send (active low)	I	AE25
UART2_RTSn	UART Request to Send (active low)	O	AF29
UART2_RXD	UART Receive Data	I	AA26, AH23, Y1
UART2_TXD	UART Transmit Data	O	AA24, AD22, Y5

Table 4-51. UART3 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UART3_CTSn	UART Clear to Send (active low)	I	AD19, U27
UART3_RTSn	UART Request to Send (active low)	O	AD18, U24
UART3_RXD	UART Receive Data	I	AE27, T26, V28, Y23
UART3_TXD	UART Transmit Data	O	AC21, AD26, T25, V29

Table 4-52. UART4 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UART4_CTSn	UART Clear to Send (active low)	I	AE29, Y29
UART4_RTSn	UART Request to Send (active low)	O	AD28, Y27
UART4_RXD	UART Receive Data	I	AG28, P24, W23
UART4_TXD	UART Transmit Data	O	AG27, R24, W28

Table 4-53. UART5 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UART5_CTSn	UART Clear to Send (active low)	I	Y1
UART5_RTSn	UART Request to Send (active low)	O	Y5
UART5_RXD	UART Receive Data	I	AE29, Y29, Y3
UART5_TXD	UART Transmit Data	O	AD28, W4, Y27

Table 4-54. UART6 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UART6_CTSn	UART Clear to Send (active low)	I	R23, W3
UART6_RTSn	UART Request to Send (active low)	O	T23, V4
UART6_RXD	UART Receive Data	I	AC27, T27, U27, W2
UART6_TXD	UART Transmit Data	O	AB26, T24, U24, W1

Table 4-55. UART7 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UART7_CTSn	UART Clear to Send (active low)	I	P24
UART7_RTSn	UART Request to Send (active low)	O	R24
UART7_RXD	UART Receive Data	I	R26
UART7_TXD	UART Transmit Data	O	R25

Table 4-56. UART8 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UART8_CTSn	UART Clear to Send (active low)	I	AF27, P23
UART8_RTSn	UART Request to Send (active low)	O	AF26, R28
UART8_RXD	UART Receive Data	I	P25, Y24
UART8_TXD	UART Transmit Data	O	AA25, R29

Table 4-57. UART9 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UART9_CTSn	UART Clear to Send (active low)	I	T27, W2
UART9_RTSn	UART Request to Send (active low)	O	T24, W1
UART9_RXD	UART Receive Data	I	T28, W3
UART9_TXD	UART Transmit Data	O	T29, V4

4.3.8.2 MCU Domain

Table 4-58. UART0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_UART0_CTSn	UART Clear to Send (active low)	I	C23, D26, H29
MCU_UART0_RTSn	UART Request to Send (active low)	O	D25, E22, J27
MCU_UART0_RXD	UART Receive Data	I	G22, H27, H28
MCU_UART0_TXD	UART Transmit Data	O	D23, G29, H26

4.3.8.3 WKUP Domain

Table 4-59. UART0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
WKUP_UART0_CTSn	UART Clear to Send (active low)	I	F29
WKUP_UART0_RTSn	UART Request to Send (active low)	O	G28
WKUP_UART0_RXD	UART Receive Data	I	J29
WKUP_UART0_TXD	UART Transmit Data	O	J28

4.3.9 MDIO

4.3.9.1 MCU Domain

Table 4-60. MDIO0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_MDIO0_MDC	MDIO Clock	O	F23
MCU_MDIO0_MDIO	MDIO Data	IO	E23

4.3.10 CPSW2G

4.3.10.1 MCU Domain

Table 4-61. CPSW2G0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_CPTS0_RFT_CLK	CPTS Reference Clock	I	H26
MCU_CPTS0_TS_COMP	CPTS Time Stamp Counter Compare	O	G26
MCU_CPTS0_TS_SYNC	CPTS Time Stamp Counter Bit	O	G27
MCU_CPTS0_HW1TSPUSH	CPTS Hardware Time Stamp Push 1	I	F29
MCU_CPTS0_HW2TSPUSH	CPTS Hardware Time Stamp Push 2	I	G28
MCU_RGMII1_RXC	RGMII Receive Clock	I	C24

Table 4-61. CPSW2G0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_RGMII1_RX_CTL	RGMII Receive Control	I	C25
MCU_RGMII1_TXC	RGMII Transmit Clock	O	B26
MCU_RGMII1_TX_CTL	RGMII Transmit Control	O	B27
MCU_RGMII1_RD0	RGMII Receive Data 0	I	B24
MCU_RGMII1_RD1	RGMII Receive Data 1	I	A24
MCU_RGMII1_RD2	RGMII Receive Data 2	I	D24
MCU_RGMII1_RD3	RGMII Receive Data 3	I	A25
MCU_RGMII1_TD0	RGMII Transmit Data 0	O	B25
MCU_RGMII1_TD1	RGMII Transmit Data 1	O	A26
MCU_RGMII1_TD2	RGMII Transmit Data 2	O	A27
MCU_RGMII1_TD3	RGMII Transmit Data 3	O	A28
MCU_RMII1_CRSDV	RMII Carrier Sense / Data Valid	I	B27
MCU_RMII1_REF_CLK	RMII Reference Clock	I	C24
MCU_RMII1_RX_ER	RMII Receive Data Error	I	C25
MCU_RMII1_TX_EN	RMII Transmit Enable	O	B26
MCU_RMII1_RXD0	RMII Receive Data 0	I	B24
MCU_RMII1_RXD1	RMII Receive Data 1	I	A24
MCU_RMII1_TXD0	RMII Transmit Data 0	O	B25
MCU_RMII1_TXD1	RMII Transmit Data 1	O	A26

4.3.11 CPSW9G**4.3.11.1 MAIN Domain****Table 4-62. CPSW9G0 Signal Descriptions**

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
CLKOUT	RMII Clock Output (50 MHz). This pin is used for clock source to the external PHY and must be routed back to the RMII_REF_CLK pin for proper device operation.	OZ	AA25, AJ28, Y29
MDIO0_MDC	MDIO Clock	O	V24
MDIO0_MDIO	MDIO Data	IO	V26
RGMII1_RXC	RGMII Receive Clock	I	AD22
RGMII1_RX_CTL	RGMII Receive Control	I	AH23
RGMII1_TXC	RGMII Transmit Clock	O	AE24
RGMII1_TX_CTL	RGMII Transmit Control	O	AC24
RGMII2_RXC	RGMII Receive Clock	I	AE23
RGMII2_RX_CTL	RGMII Receive Control	I	AH24
RGMII2_TXC	RGMII Transmit Clock	O	AJ26
RGMII2_TX_CTL	RGMII Transmit Control	O	AJ27
RGMII3_RXC	RGMII Receive Clock	I	AE26
RGMII3_RX_CTL	RGMII Receive Control	I	AD25
RGMII3_TXC	RGMII Transmit Clock	O	AH28
RGMII3_TX_CTL	RGMII Transmit Control	O	AG27
RGMII4_RXC	RGMII Receive Clock	I	AC26
RGMII4_RX_CTL	RGMII Receive Control	I	AD29
RGMII4_TXC	RGMII Transmit Clock	O	AG29
RGMII4_TX_CTL	RGMII Transmit Control	O	AF29

Table 4-62. CPSW9G0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
RGMI5_RXC	RGMI5 Receive Clock	I	U25
RGMI5_RX_CTL	RGMI5 Receive Control	I	U26
RGMI5_TXC	RGMI5 Transmit Clock	O	U29
RGMI5_TX_CTL	RGMI5 Transmit Control	O	U23
RGMI6_RXC	RGMI6 Receive Clock	I	W26
RGMI6_RX_CTL	RGMI6 Receive Control	I	V23
RGMI6_TXC	RGMI6 Transmit Clock	O	W29
RGMI6_TX_CTL	RGMI6 Transmit Control	O	Y28
RGMI7_RXC	RGMI7 Receive Clock	I	AD22
RGMI7_RX_CTL	RGMI7 Receive Control	I	AH23
RGMI7_TXC	RGMI7 Transmit Clock	O	AE24
RGMI7_TX_CTL	RGMI7 Transmit Control	O	AC24
RGMI8_RXC	RGMI8 Receive Clock	I	AE23
RGMI8_RX_CTL	RGMI8 Receive Control	I	AH24
RGMI8_TXC	RGMI8 Transmit Clock	O	AJ26
RGMI8_TX_CTL	RGMI8 Transmit Control	O	AJ27
RGMI1_RD0	RGMI1 Receive Data 0	I	AC23
RGMI1_RD1	RGMI1 Receive Data 1	I	AG22
RGMI1_RD2	RGMI1 Receive Data 2	I	AF22
RGMI1_RD3	RGMI1 Receive Data 3	I	AJ23
RGMI1_TD0	RGMI1 Transmit Data 0	O	AF24
RGMI1_TD1	RGMI1 Transmit Data 1	O	AJ24
RGMI1_TD2	RGMI1 Transmit Data 2	O	AG24
RGMI1_TD3	RGMI1 Transmit Data 3	O	AD24
RGMI2_RD0	RGMI2 Receive Data 0	I	AE22
RGMI2_RD1	RGMI2 Receive Data 1	I	AG23
RGMI2_RD2	RGMI2 Receive Data 2	I	AF23
RGMI2_RD3	RGMI2 Receive Data 3	I	AD23
RGMI2_TD0	RGMI2 Transmit Data 0	O	AJ25
RGMI2_TD1	RGMI2 Transmit Data 1	O	AH25
RGMI2_TD2	RGMI2 Transmit Data 2	O	AG25
RGMI2_TD3	RGMI2 Transmit Data 3	O	AH26
RGMI3_RD0	RGMI3 Receive Data 0	I	AF28
RGMI3_RD1	RGMI3 Receive Data 1	I	AE28
RGMI3_RD2	RGMI3 Receive Data 2	I	AE27
RGMI3_RD3	RGMI3 Receive Data 3	I	AD26
RGMI3_TD0	RGMI3 Transmit Data 0	O	AJ28
RGMI3_TD1	RGMI3 Transmit Data 1	O	AH27
RGMI3_TD2	RGMI3 Transmit Data 2	O	AH29
RGMI3_TD3	RGMI3 Transmit Data 3	O	AG28
RGMI4_RD0	RGMI4 Receive Data 0	I	AE29
RGMI4_RD1	RGMI4 Receive Data 1	I	AD28
RGMI4_RD2	RGMI4 Receive Data 2	I	AD27
RGMI4_RD3	RGMI4 Receive Data 3	I	AC25
RGMI4_TD0	RGMI4 Transmit Data 0	O	AG26
RGMI4_TD1	RGMI4 Transmit Data 1	O	AF27
RGMI4_TD2	RGMI4 Transmit Data 2	O	AF26

ADVANCE INFORMATION

Table 4-62. CPSW9G0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
RGMII4_TD3	RGMII Transmit Data 3	O	AE25
RGMII5_RD0	RGMII Receive Data 0	I	T23
RGMII5_RD1	RGMII Receive Data 1	I	R23
RGMII5_RD2	RGMII Receive Data 2	I	U24
RGMII5_RD3	RGMII Receive Data 3	I	U27
RGMII5_TD0	RGMII Transmit Data 0	O	U28
RGMII5_TD1	RGMII Transmit Data 1	O	V27
RGMII5_TD2	RGMII Transmit Data 2	O	V29
RGMII5_TD3	RGMII Transmit Data 3	O	V28
RGMII6_RD0	RGMII Receive Data 0	I	W25
RGMII6_RD1	RGMII Receive Data 1	I	W24
RGMII6_RD2	RGMII Receive Data 2	I	Y27
RGMII6_RD3	RGMII Receive Data 3	I	Y29
RGMII6_TD0	RGMII Transmit Data 0	O	W27
RGMII6_TD1	RGMII Transmit Data 1	O	V25
RGMII6_TD2	RGMII Transmit Data 2	O	W28
RGMII6_TD3	RGMII Transmit Data 3	O	W23
RGMII7_RD0	RGMII Receive Data 0	I	AC23
RGMII7_RD1	RGMII Receive Data 1	I	AG22
RGMII7_RD2	RGMII Receive Data 2	I	AF22
RGMII7_RD3	RGMII Receive Data 3	I	AJ23
RGMII7_TD0	RGMII Transmit Data 0	O	AF24
RGMII7_TD1	RGMII Transmit Data 1	O	AJ24
RGMII7_TD2	RGMII Transmit Data 2	O	AG24
RGMII7_TD3	RGMII Transmit Data 3	O	AD24
RGMII8_RD0	RGMII Receive Data 0	I	AE22
RGMII8_RD1	RGMII Receive Data 1	I	AG23
RGMII8_RD2	RGMII Receive Data 2	I	AF23
RGMII8_RD3	RGMII Receive Data 3	I	AD23
RGMII8_TD0	RGMII Transmit Data 0	O	AJ25
RGMII8_TD1	RGMII Transmit Data 1	O	AH25
RGMII8_TD2	RGMII Transmit Data 2	O	AG25
RGMII8_TD3	RGMII Transmit Data 3	O	AH26
RMII1_CRSDV	RMII Carrier Sense / Data Valid	I	AF22
RMII1_RX_ER	RMII Receive Data Error	I	AJ23
RMII1_TX_EN	RMII Transmit Enable	O	AD20
RMII2_CRSDV	RMII Carrier Sense / Data Valid	I	AF23
RMII2_RX_ER	RMII Receive Data Error	I	AD23
RMII2_TX_EN	RMII Transmit Enable	O	AJ25
RMII3_CRSDV	RMII Carrier Sense / Data Valid	I	AE27
RMII3_RX_ER	RMII Receive Data Error	I	AD26
RMII3_TX_EN	RMII Transmit Enable	O	AE26
RMII4_CRSDV	RMII Carrier Sense / Data Valid	I	AD27
RMII4_RX_ER	RMII Receive Data Error	I	AC25
RMII4_TX_EN	RMII Transmit Enable	O	AG26
RMII5_CRSDV	RMII Carrier Sense / Data Valid	I	AD21
RMII5_RX_ER	RMII Receive Data Error	I	AE21

Table 4-62. CPSW9G0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
RMII5_TX_EN	RMII Transmit Enable	O	AG21
RMII6_CRSDV	RMII Carrier Sense / Data Valid	I	AB23
RMII6_RX_ER	RMII Receive Data Error	I	AC21
RMII6_TX_EN	RMII Transmit Enable	O	AC22
RMII7_CRSDV	RMII Carrier Sense / Data Valid	I	U23
RMII7_RX_ER	RMII Receive Data Error	I	U26
RMII7_TX_EN	RMII Transmit Enable	O	U29
RMII8_CRSDV	RMII Carrier Sense / Data Valid	I	Y28
RMII8_RX_ER	RMII Receive Data Error	I	V23
RMII8_TX_EN	RMII Transmit Enable	O	W29
RMII1_RXD0	RMII Receive Data 0	I	AC23
RMII1_RXD1	RMII Receive Data 1	I	AG22
RMII1_TXD0	RMII Transmit Data 0	O	AH23
RMII1_TXD1	RMII Transmit Data 1	O	AD22
RMII2_RXD0	RMII Receive Data 0	I	AE22
RMII2_RXD1	RMII Receive Data 1	I	AG23
RMII2_TXD0	RMII Transmit Data 0	O	AH24
RMII2_TXD1	RMII Transmit Data 1	O	AE23
RMII3_RXD0	RMII Receive Data 0	I	AE28
RMII3_RXD1	RMII Receive Data 1	I	AF28
RMII3_TXD0	RMII Transmit Data 0	O	AC29
RMII3_TXD1	RMII Transmit Data 1	O	AD25
RMII4_RXD0	RMII Receive Data 0	I	AE29
RMII4_RXD1	RMII Receive Data 1	I	AD28
RMII4_TXD0	RMII Transmit Data 0	O	AC26
RMII4_TXD1	RMII Transmit Data 1	O	AD29
RMII5_RXD0	RMII Receive Data 0	I	AJ20
RMII5_RXD1	RMII Receive Data 1	I	AG20
RMII5_TXD0	RMII Transmit Data 0	O	AH21
RMII5_TXD1	RMII Transmit Data 1	O	AJ21
RMII6_RXD0	RMII Receive Data 0	I	Y23
RMII6_RXD1	RMII Receive Data 1	I	AF21
RMII6_TXD0	RMII Transmit Data 0	O	AJ22
RMII6_TXD1	RMII Transmit Data 1	O	AH22
RMII7_RXD0	RMII Receive Data 0	I	T23
RMII7_RXD1	RMII Receive Data 1	I	R23
RMII7_TXD0	RMII Transmit Data 0	O	U28
RMII7_TXD1	RMII Transmit Data 1	O	V27
RMII8_RXD0	RMII Receive Data 0	I	W25
RMII8_RXD1	RMII Receive Data 1	I	W24
RMII8_TXD0	RMII Transmit Data 0	O	W27
RMII8_TXD1	RMII Transmit Data 1	O	V25
RMII_REF_CLK	RMII Reference Clock	I	AD18

ADVANCE INFORMATION

4.3.12 ECAP

4.3.12.1 MAIN Domain

Table 4-63. ECAP0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
ECAP0_IN_APWM_OUT	Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	IO	P24, U2

Table 4-64. ECAP1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
ECAP1_IN_APWM_OUT	Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	IO	R24, V6

Table 4-65. ECAP2 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
ECAP2_IN_APWM_OUT	Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	IO	R28, V5

4.3.13 EQEP

4.3.13.1 MAIN Domain

Table 4-66. EQEP0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EQEP0_A	EQEP Quadrature Input A	I	AC2
EQEP0_B	EQEP Quadrature Input B	I	AB1
EQEP0_I	EQEP Index	IO	AD5
EQEP0_S	EQEP Strobe	IO	AC4

Table 4-67. EQEP1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EQEP1_A	EQEP Quadrature Input A	I	AD23
EQEP1_B	EQEP Quadrature Input B	I	AH24
EQEP1_I	EQEP Index	IO	AJ25
EQEP1_S	EQEP Strobe	IO	AG21

Table 4-68. EQEP2 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EQEP2_A	EQEP Quadrature Input A	I	T27
EQEP2_B	EQEP Quadrature Input B	I	T24
EQEP2_I	EQEP Index	IO	P23
EQEP2_S	EQEP Strobe	IO	R28

4.3.14 EHRPWM

4.3.14.1 MAIN Domain

Table 4-69. EHRPWM Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EHRPWM_SOCA	EHRPWM Start of Conversion A	O	U25
EHRPWM_SOCB	EHRPWM Start of Conversion B	O	R23

Table 4-70. EHRPWM0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EHRPWM0_A	EHRPWM Output A	IO	V29
EHRPWM0_B	EHRPWM Output B	IO	V27
EHRPWM0_SYNCI	Sync Input to EHRPWM module from an external pin	I	U23
EHRPWM0_SYNCO	Sync Output to EHRPWM module to an external pin	O	U26
EHRPWM_TZn_IN0	EHRPWM Trip Zone Input 0 (active low)	I	V28

Table 4-71. EHRPWM1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EHRPWM1_A	EHRPWM Output A	IO	U28
EHRPWM1_B	EHRPWM Output B	IO	U29
EHRPWM_TZn_IN1	EHRPWM Trip Zone Input 1 (active low)	I	U25

Table 4-72. EHRPWM2 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EHRPWM2_A	EHRPWM Output A	IO	U27
EHRPWM2_B	EHRPWM Output B	IO	U24
EHRPWM_TZn_IN2	EHRPWM Trip Zone Input 2 (active low)	I	R23

Table 4-73. EHRPWM3 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EHRPWM3_A	EHRPWM Output A	IO	V23
EHRPWM3_B	EHRPWM Output B	IO	W23
EHRPWM3_SYNCI	Sync Input to EHRPWM module from an external pin	I	W28
EHRPWM3_SYNCO	Sync Output to EHRPWM module to an external pin	O	V25
EHRPWM_TZn_IN3	EHRPWM Trip Zone Input 3 (active low)	I	W27

Table 4-74. EHRPWM4 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EHRPWM4_A	EHRPWM Output A	IO	W29
EHRPWM4_B	EHRPWM Output B	IO	W26
EHRPWM_TZn_IN4	EHRPWM Trip Zone Input 4 (active low)	I	Y29

Table 4-75. EHRPWM5 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EHRPWM5_A	EHRPWM Output A	IO	Y27
EHRPWM5_B	EHRPWM Output B	IO	W24
EHRPWM_TZn_IN5	EHRPWM Trip Zone Input 5 (active low)	I	W25

4.3.15 USB

4.3.15.1 MAIN Domain

NOTE

USB3 functionality is available on the SERDES pins. For more information, refer to [Section 4.3.16, SERDES](#).

Table 4-76. USB0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
USB0_DM	USB 2.0 Differential Data (negative)	IO	AJ5
USB0_DP	USB 2.0 Differential Data (positive)	IO	AH6
USB0_DRVVBUS	USB VBUS control output (active high)	O	T25, T26, U6, V4, W3
USB0_ID	USB 2.0 Dual-Role Device Role Select	A	AC6
USB0_RCALIB ⁽²⁾	Pin to connect to calibration resistor	IO	AB6
USB0_VBUS ⁽¹⁾	USB Level-shifted VBUS Input	A	AC7

(1) An external resistor divider is required to limit the voltage applied to the device pin. For more information, see [Section 7.3.3, USB Design Guidelines](#).

(2) The required resistor value is 500 Ω ±1%.

Table 4-77. USB1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
USB1_DM	USB 2.0 Differential Data (negative)	IO	AH7
USB1_DP	USB 2.0 Differential Data (positive)	IO	AJ6
USB1_DRVVBUS	USB VBUS control output (active high)	O	T25, T26, U6, V4, W3
USB1_ID	USB 2.0 Dual-Role Device Role Select	A	AD7
USB1_RCALIB ⁽²⁾	Pin to connect to calibration resistor	IO	AD9
USB1_VBUS ⁽¹⁾	USB Level-shifted VBUS Input	A	AD8

(1) An external resistor divider is required to limit the voltage applied to the device pin. For more information, see [Section 7.3.3, USB Design Guidelines](#).

(2) The required resistor value is 500 Ω ±1%.

4.3.16 SERDES

4.3.16.1 MAIN Domain

Table 4-78. SERDES0 Signal Descriptions⁽²⁾

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PCIE0_CLKREQn	PCIE Clock Request Signal	IO	W2
PCIE_REFCLK0N	PCIE Reference Clock Input/Output (negative)	IO	AE17
PCIE_REFCLK0P	PCIE Reference Clock Input/Output (positive)	IO	AD16

Table 4-78. SERDES0 Signal Descriptions⁽²⁾ (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
SERDES0_REXT	External Calibration Resistor	A	AE18
SERDES0_RX0_N	SERDES Differential Receive Data (negative)	I	AH19
SERDES0_RX0_P	SERDES Differential Receive Data (positive)	I	AJ18
SERDES0_RX1_N	SERDES Differential Receive Data (negative)	I	AH18
SERDES0_RX1_P	SERDES Differential Receive Data (positive)	I	AJ17
SERDES0_TX0_N	SERDES Differential Transmit Data (negative)	O	AF19
SERDES0_TX0_P	SERDES Differential Transmit Data (positive)	O	AG18
SERDES0_TX1_N	SERDES Differential Transmit Data (negative)	O	AF18
SERDES0_TX1_P	SERDES Differential Transmit Data (positive)	O	AG17

(1) The required resistor value is 3.01 kΩ ±1%.

(2) The functionality of these pins is controlled by SERDES0_LN[1:0]_CTRL_LANE_FUNC_SEL.

Table 4-79. SERDES1 Signal Descriptions⁽²⁾

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PCIE1_CLKREQn	PCIE Clock Request Signal	IO	W1
PCIE_REFCLK1N	PCIE Reference Clock Input/Output (negative)	IO	AE14
PCIE_REFCLK1P	PCIE Reference Clock Input/Output (positive)	IO	AD15
SERDES1_REXT ⁽¹⁾	External Calibration Resistor	A	AE13
SERDES1_RX0_N	SERDES Differential Receive Data (negative)	I	AH15
SERDES1_RX0_P	SERDES Differential Receive Data (positive)	I	AJ14
SERDES1_RX1_N	SERDES Differential Receive Data (negative)	I	AH16
SERDES1_RX1_P	SERDES Differential Receive Data (positive)	I	AJ15
SERDES1_TX0_N	SERDES Differential Transmit Data (negative)	O	AF15
SERDES1_TX0_P	SERDES Differential Transmit Data (positive)	O	AG14
SERDES1_TX1_N	SERDES Differential Transmit Data (negative)	O	AF16
SERDES1_TX1_P	SERDES Differential Transmit Data (positive)	O	AG15

(1) The required resistor value is 3.01 kΩ ±1%.

(2) The functionality of these pins is controlled by SERDES1_LN[1:0]_CTRL_LANE_FUNC_SEL.

Table 4-80. SERDES2 Signal Descriptions⁽²⁾

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PCIE2_CLKREQn	PCIE Clock Request Signal	IO	P23
PCIE_REFCLK2N	PCIE Reference Clock Input/Output (negative)	IO	AE11
PCIE_REFCLK2P	PCIE Reference Clock Input/Output (positive)	IO	AD12
SERDES2_REXT	External Calibration Resistor	A	AD13
SERDES2_RX0_N	SERDES Differential Receive Data (negative)	I	AH13
SERDES2_RX0_P	SERDES Differential Receive Data (positive)	I	AJ12
SERDES2_RX1_N	SERDES Differential Receive Data (negative)	I	AH12
SERDES2_RX1_P	SERDES Differential Receive Data (positive)	I	AJ11
SERDES2_TX0_N	SERDES Differential Transmit Data (negative)	O	AF13
SERDES2_TX0_P	SERDES Differential Transmit Data (positive)	O	AG12
SERDES2_TX1_N	SERDES Differential Transmit Data (negative)	O	AF12
SERDES2_TX1_P	SERDES Differential Transmit Data (positive)	O	AG11

- (1) The required resistor value is 3.01 kΩ ±1%.
- (2) The functionality of these pins is controlled by SERDES2_LN[1:0]_CTRL_LANE_FUNC_SEL.

Table 4-81. SERDES3 Signal Descriptions⁽²⁾

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PCIE3_CLKREQn	PCIE Clock Request Signal	IO	R28
PCIE_REFCLK3N	PCIE Reference Clock Input/Output (negative)	IO	AE9
PCIE_REFCLK3P	PCIE Reference Clock Input/Output (positive)	IO	AD10
SERDES3_REXT	External Calibration Resistor	A	AE8
SERDES3_RX0_N	SERDES Differential Receive Data (negative)	I	AH9
SERDES3_RX0_P	SERDES Differential Receive Data (positive)	I	AJ8
SERDES3_RX1_N	SERDES Differential Receive Data (negative)	I	AH10
SERDES3_RX1_P	SERDES Differential Receive Data (positive)	I	AJ9
SERDES3_TX0_N	SERDES Differential Transmit Data (negative)	O	AF9
SERDES3_TX0_P	SERDES Differential Transmit Data (positive)	O	AG8
SERDES3_TX1_N	SERDES Differential Transmit Data (negative)	O	AF10
SERDES3_TX1_P	SERDES Differential Transmit Data (positive)	O	AG9

- (1) The required resistor value is 3.01 kΩ ±1%.
- (2) The functionality of these pins is controlled by SERDES3_LN[1:0]_CTRL_LANE_FUNC_SEL.

Table 4-82. SERDES4 Signal Descriptions⁽²⁾

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
SERDES4_REFCLK_N	SERDES Reference Differential Clock (negative)	IO	E7
SERDES4_REFCLK_P	SERDES Reference Differential Clock (negative)	IO	E8
SERDES4_REXT	External Calibration Resistor	A	F9
SERDES4_RX0_N	SERDES Differential Receive Data (negative)	I	D9
SERDES4_RX0_P	SERDES Differential Receive Data (positive)	I	C10
SERDES4_RX1_N	SERDES Differential Receive Data (negative)	I	D8
SERDES4_RX1_P	SERDES Differential Receive Data (positive)	I	C9
SERDES4_RX2_N	SERDES Differential Receive Data (negative)	I	D6
SERDES4_RX2_P	SERDES Differential Receive Data (positive)	I	C7
SERDES4_RX3_N	SERDES Differential Receive Data (negative)	I	D5
SERDES4_RX3_P	SERDES Differential Receive Data (positive)	I	C6
SERDES4_TX0_N	SERDES Differential Transmit Data (negative)	O	B11
SERDES4_TX0_P	SERDES Differential Transmit Data (positive)	O	A12
SERDES4_TX1_N	SERDES Differential Transmit Data (negative)	O	B10
SERDES4_TX1_P	SERDES Differential Transmit Data (positive)	O	A11
SERDES4_TX2_N	SERDES Differential Transmit Data (negative)	O	B8
SERDES4_TX2_P	SERDES Differential Transmit Data (positive)	O	A9
SERDES4_TX3_N	SERDES Differential Transmit Data (negative)	O	B7
SERDES4_TX3_P	SERDES Differential Transmit Data (positive)	O	A8

- (1) The required resistor value is 3.01 kΩ ±1%.
- (2) The functionality of these pins is controlled by SERDES4_LN[4:0]_CTRL_LANE_FUNC_SEL.

4.3.17 OSPI

4.3.17.1 MCU Domain

Table 4-83. OSPI0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_OSPI0_CLK	OSPI Clock	O	E20
MCU_OSPI0_DQS	OSPI Data Strobe (DQS) or Loopback Clock Input	I	D21
MCU_OSPI0_ECC_FAIL	OSPI ECC Status	I	B23
MCU_OSPI0_LBCLKO	OSPI Loopback Clock Output	IO	C21
MCU_OSPI0_CS _n 0	OSPI Chip Select 0 (active low)	O	F19
MCU_OSPI0_CS _n 1	OSPI Chip Select 1 (active low)	O	E19
MCU_OSPI0_CS _n 2	OSPI Chip Select 2 (active low)	O	A23
MCU_OSPI0_CS _n 3	OSPI Chip Select 3 (active low)	O	B23
MCU_OSPI0_D0	OSPI Data 0	IO	D20
MCU_OSPI0_D1	OSPI Data 1	IO	G19
MCU_OSPI0_D2	OSPI Data 2	IO	G20
MCU_OSPI0_D3	OSPI Data 3	IO	F20
MCU_OSPI0_D4	OSPI Data 4	IO	F21
MCU_OSPI0_D5	OSPI Data 5	IO	E21
MCU_OSPI0_D6	OSPI Data 6	IO	B22
MCU_OSPI0_D7	OSPI Data 7	IO	G21
MCU_OSPI0_RESET_OUT0	OSPI Reset	O	A23
MCU_OSPI0_RESET_OUT1	OSPI Reset	O	E22

- (1) An external pull-up resistor to corresponding power supply is recommended on this signal.

Table 4-84. OSPI1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_OSPI1_CLK	OSPI Clock	O	F22
MCU_OSPI1_DQS	OSPI Data Strobe (DQS) or Loopback Clock Input	I	B23
MCU_OSPI1_LBCLKO	OSPI Loopback Clock Output	IO	A23
MCU_OSPI1_CS _n 0	OSPI Chip Select 0 (active low)	O	C22
MCU_OSPI1_CS _n 1	OSPI Chip Select 1 (active low)	O	E22
MCU_OSPI1_D0	OSPI Data 0	IO	D22
MCU_OSPI1_D1	OSPI Data 1	IO	G22
MCU_OSPI1_D2	OSPI Data 2	IO	D23
MCU_OSPI1_D3	OSPI Data 3	IO	C23

4.3.18 Hyperbus

4.3.18.1 MCU Domain

Table 4-85. HYPERBUS0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_HYPERBUS0_CK	Hyperbus Differential Clock (positive)	O	E20

Table 4-85. HYPERBUS0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_HYPERBUS0_CKn	Hyperbus Differential Clock (negative)	O	C21
MCU_HYPERBUS0_INTn	Hyperbus Interrupt (active low)	I	B23
MCU_HYPERBUS0_RESETh	Hyperbus Reset (active low) Output	O	E19
MCU_HYPERBUS0_RESEThn	Hyperbus Reset Status Indicator (active low) from Hyperbus Memory	I	A23
MCU_HYPERBUS0_RWDS	Hyperbus Read-Write Data Strobe	IO	D21
MCU_HYPERBUS0_WPn	Hyperbus Write Protect (not in use)	O	E22
MCU_HYPERBUS0_CSn0	Hyperbus Chip Select 0	O	F19
MCU_HYPERBUS0_CSn1	Hyperbus Chip Select 1	O	E22
MCU_HYPERBUS0_DQ0	Hyperbus Data 0	IO	D20
MCU_HYPERBUS0_DQ1	Hyperbus Data 1	IO	G19
MCU_HYPERBUS0_DQ2	Hyperbus Data 2	IO	G20
MCU_HYPERBUS0_DQ3	Hyperbus Data 3	IO	F20
MCU_HYPERBUS0_DQ4	Hyperbus Data 4	IO	F21
MCU_HYPERBUS0_DQ5	Hyperbus Data 5	IO	E21
MCU_HYPERBUS0_DQ6	Hyperbus Data 6	IO	B22
MCU_HYPERBUS0_DQ7	Hyperbus Data 7	IO	G21

4.3.19 GPMC**4.3.19.1 MAIN Domain****Table 4-86. GPMC0 Signal Descriptions**

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
GPMC0_FCLK_MUX	GPMC functional clock output selected through a mux logic	O	AB23
GPMC0_ADVn_ALE	GPMC Address Valid (active low) or Address Latch Enable	O	AG20
GPMC0_CLKOUT	GPMC clock generated for external synchronization	O	AB23
GPMC0_DIR	GPMC Data Bus Signal Direction Control	O	AJ23, W25
GPMC0_OEn_REn	GPMC Output Enable (active low) or Read Enable (active low)	O	AJ20
GPMC0_WEn	GPMC Write Enable (active low)	O	AD20
GPMC0_WPn	GPMC Flash Write Protect (active low)	O	AG21
GPMC0_A0	GPMC Address 0 Output. Only used to effectively address 8-bit data non-multiplexed memories	OZ	AA27
GPMC0_A1	GPMC address 1 Output in A/D non-multiplexed mode and Address 17 in A/D multiplexed mode	OZ	U23
GPMC0_A2	GPMC address 2 Output in A/D non-multiplexed mode and Address 18 in A/D multiplexed mode	OZ	U26
GPMC0_A3	GPMC address 3 Output in A/D non-multiplexed mode and Address 19 in A/D multiplexed mode	OZ	V28
GPMC0_A4	GPMC address 4 Output in A/D non-multiplexed mode and Address 20 in A/D multiplexed mode	OZ	V29
GPMC0_A5	GPMC address 5 Output in A/D non-multiplexed mode and Address 21 in A/D multiplexed mode	OZ	V27
GPMC0_A6	GPMC address 6 Output in A/D non-multiplexed mode and Address 22 in A/D multiplexed mode	OZ	U28
GPMC0_A7	GPMC address 7 Output in A/D non-multiplexed mode and Address 23 in A/D multiplexed mode	OZ	U29

Table 4-86. GPMC0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
GPMC0_A8	GPMC address 8 Output in A/D non-multiplexed mode and Address 24 in A/D multiplexed mode	OZ	U25
GPMC0_A9	GPMC address 9 Output in A/D non-multiplexed mode and Address 25 in A/D multiplexed mode	OZ	U27
GPMC0_A10	GPMC address 10 Output in A/D non-multiplexed mode and Address 26 in A/D multiplexed mode	OZ	U24
GPMC0_A11	GPMC address 11 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	R23
GPMC0_A12	GPMC address 12 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	T23
GPMC0_A13	GPMC address 13 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	Y28
GPMC0_A14	GPMC address 14 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	V23
GPMC0_A15	GPMC address 15 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	W23
GPMC0_A16	GPMC address 16 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	W28
GPMC0_A17	GPMC address 17 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	V25
GPMC0_A18	GPMC address 18 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	W27
GPMC0_A19	GPMC address 19 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	W29
GPMC0_A20	GPMC address 20 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	W26
GPMC0_A21	GPMC address 21 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	Y29
GPMC0_A22	GPMC address 22 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	Y27
GPMC0_A23	GPMC address 23 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	AD27
GPMC0_A24	GPMC address 24 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	AD29
GPMC0_A25	GPMC address 25 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	AC26
GPMC0_A26	GPMC address 26 Output in A/D non-multiplexed mode and unused in A/D multiplexed mode	OZ	AG26
GPMC0_A27	GPMC address 27 in A/D non-multiplexed mode and Address 27 in A/D multiplexed mode	OZ	Y26
GPMC0_AD0	GPMC Data 0 Input/Output in A/D non-multiplexed mode and additionally Address 1 Output in A/D multiplexed mode	IO	AC29
GPMC0_AD1	GPMC Data 1 Input/Output in A/D non-multiplexed mode and additionally Address 2 Output in A/D multiplexed mode	IO	AC28
GPMC0_AD2	GPMC Data 2 Input/Output in A/D non-multiplexed mode and additionally Address 3 Output in A/D multiplexed mode	IO	AC27
GPMC0_AD3	GPMC Data 3 Input/Output in A/D non-multiplexed mode and additionally Address 4 Output in A/D multiplexed mode	IO	AB26
GPMC0_AD4	GPMC Data 4 Input/Output in A/D non-multiplexed mode and additionally Address 5 Output in A/D multiplexed mode	IO	AB25

ADVANCE INFORMATION

Table 4-86. GPMC0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
GPMC0_AD5	GPMC Data 5 Input/Output in A/D non-multiplexed mode and additionally Address 6 Output in A/D multiplexed mode	IO	AB24
GPMC0_AD6	GPMC Data 6 Input/Output in A/D non-multiplexed mode and additionally Address 7 Output in A/D multiplexed mode	IO	AB29
GPMC0_AD7	GPMC Data 7 Input/Output in A/D non-multiplexed mode and additionally Address 8 Output in A/D multiplexed mode	IO	AB28
GPMC0_AD8	GPMC Data 8 Input/Output in A/D non-multiplexed mode and additionally Address 9 Output in A/D multiplexed mode	IO	AB27
GPMC0_AD9	GPMC Data 9 Input/Output in A/D non-multiplexed mode and additionally Address 10 Output in A/D multiplexed mode	IO	AA24
GPMC0_AD10	GPMC Data 10 Input/Output in A/D non-multiplexed mode and additionally Address 11 Output in A/D multiplexed mode	IO	AA28
GPMC0_AD11	GPMC Data 11 Input/Output in A/D non-multiplexed mode and additionally Address 12 Output in A/D multiplexed mode	IO	Y24
GPMC0_AD12	GPMC Data 12 Input/Output in A/D non-multiplexed mode and additionally Address 13 Output in A/D multiplexed mode	IO	AA25
GPMC0_AD13	GPMC Data 13 Input/Output in A/D non-multiplexed mode and additionally Address 14 Output in A/D multiplexed mode	IO	Y25
GPMC0_AD14	GPMC Data 14 Input/Output in A/D non-multiplexed mode and additionally Address 15 Output in A/D multiplexed mode	IO	AA26
GPMC0_AD15	GPMC Data 15 Input/Output in A/D non-multiplexed mode and additionally Address 16 Output in A/D multiplexed mode	IO	AA29
GPMC0_BE0n_CLE	GPMC Lower-Byte Enable (active low) or Command Latch Enable	O	AD21
GPMC0_BE1n	GPMC Upper-Byte Enable (active low)	O	AC23, W24
GPMC0_CS0	GPMC Chip Select 0 (active low)	O	AF21
GPMC0_CS1	GPMC Chip Select 1 (active low)	O	Y23
GPMC0_CS2	GPMC Chip Select 2 (active low)	O	AH23
GPMC0_CS3	GPMC Chip Select 3 (active low)	O	AD22
GPMC0_WAIT0	GPMC External Indication of Wait	I	AG22
GPMC0_WAIT1	GPMC External Indication of Wait	I	AF22
GPMC0_WAIT2	GPMC External Indication of Wait	I	V24
GPMC0_WAIT3	GPMC External Indication of Wait	I	V26

4.3.20 MMC

4.3.20.1 MAIN Domain

Table 4-87. MMC0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MMC0_CALPAD ⁽¹⁾	MMC/SD/SDIO Calibration Resistor	A	AE1
MMC0_CLK	MMC/SD/SDIO Clock	O	AF1

Table 4-87. MMC0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MMC0_CMD ⁽²⁾	MMC/SD/SDIO Command	IO	AE3
MMC0_DS	MMC Data Strobe	IO	AE4
MMC0_DAT0 ⁽²⁾	MMC/SD/SDIO Data	IO	AG2
MMC0_DAT1 ⁽²⁾	MMC/SD/SDIO Data	IO	AH1
MMC0_DAT2 ⁽²⁾	MMC/SD/SDIO Data	IO	AG3
MMC0_DAT3 ⁽²⁾	MMC/SD/SDIO Data	IO	AF4
MMC0_DAT4 ⁽²⁾	MMC/SD/SDIO Data	IO	AE5
MMC0_DAT5 ⁽²⁾	MMC/SD/SDIO Data	IO	AF3
MMC0_DAT6 ⁽²⁾	MMC/SD/SDIO Data	IO	AG1
MMC0_DAT7 ⁽²⁾	MMC/SD/SDIO Data	IO	AF2

(1) An external 10 kΩ ±1% resistor must be connected between this pin and VSS. No external voltage should be applied to this pin.

(2) An external pull-up of 10 kΩ ~ 50 kΩ ±1% resistor, as specified in the specification, must be connected to this ball to ensure proper operation.

Table 4-88. MMC1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MMC1_CLK ⁽¹⁾	MMC/SD/SDIO Clock	IO	P25
MMC1_CMD	MMC/SD/SDIO Command	IO	R29
MMC1_SDCD	SD Card Detect	I	P23
MMC1_SDWP	SD Write Protect	I	R28
MMC1_DAT0	MMC/SD/SDIO Data	IO	R24
MMC1_DAT1	MMC/SD/SDIO Data	IO	P24
MMC1_DAT2	MMC/SD/SDIO Data	IO	R25
MMC1_DAT3	MMC/SD/SDIO Data	IO	R26

(1) For MMC1_CLK signal to work properly, the RXACTIVE bit of the CTRLMMR_PADCONFIG171 register should be set to 0x1 because of retiming purposes.

Table 4-89. MMC2 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MMC2_CLK ⁽¹⁾	MMC/SD/SDIO Clock	IO	T26
MMC2_CMD	MMC/SD/SDIO Command	IO	T25
MMC2_SDCD	SD Card Detect	I	W2
MMC2_SDWP	SD Write Protect	I	W1
MMC2_DAT0	MMC/SD/SDIO Data	IO	T24
MMC2_DAT1	MMC/SD/SDIO Data	IO	T27
MMC2_DAT2	MMC/SD/SDIO Data	IO	T29
MMC2_DAT3	MMC/SD/SDIO Data	IO	T28

(1) For MMC2_CLK signal to work properly, the RXACTIVE bit of the CTRLMMR_PADCONFIG172 register should be set to 0x1 because of retiming purposes.

4.3.21 CPTS

4.3.21.1 MAIN Domain

Table 4-90. CPTS0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
CPTS0_RFT_CLK	CPTS Reference Clock	I	U2
CPTS0_TS_COMP	CPTS Time Stamp Counter Compare	O	Y4
CPTS0_TS_SYNC	CPTS Time Stamp Counter Bit	O	W4
CPTS0_HW1TSPUSH	CPTS Hardware Time Stamp Push 1	I	T28, Y6
CPTS0_HW2TSPUSH	CPTS Hardware Time Stamp Push 2	I	AA6, T29

4.3.22 UFS

4.3.22.1 MAIN Domain

Table 4-91. UFS0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
UFS0_REF_CLK	UFS Reference Clock	O	AE6
UFS0_RSTn	UFS Reset Out	O	AD6
UFS0_RX_DN0	UFS Lane 0 Differential Receive Data (negative)	I	AH3
UFS0_RX_DP0	UFS Lane 0 Differential Receive Data (positive)	I	AJ2
UFS0_RX_DN1	UFS Lane 1 Differential Receive Data (negative)	I	AH4
UFS0_RX_DP1	UFS Lane 1 Differential Receive Data (positive)	I	AJ3
UFS0_TX_DN0	UFS Lane 0 Differential Transmit Data (negative)	O	AG6
UFS0_TX_DP0	UFS Lane 0 Differential Transmit Data (positive)	O	AF7
UFS0_TX_DN1	UFS Lane 1 Differential Transmit Data (negative)	O	AG5
UFS0_TX_DP1	UFS Lane 1 Differential Transmit Data (positive)	O	AF6

4.3.23 PRU_ICSSG

4.3.23.1 MAIN Domain

Table 4-92. PRU_ICSSG0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PRG0_ECAP0_IN_APWM_OUT	PRU_ICSSG Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	IO	AB29
PRG0_ECAP0_SYNC_IN	PRU_ICSSG ECAP Sync Input	I	AC28
PRG0_ECAP0_SYNC_OUT	PRU_ICSSG ECAP Sync Output	O	AB24
PRG0_IEP0_EDIO_OUTVALID	PRU_ICSSG Industrial Ethernet Digital I/O Outvalid	O	Y3
PRG0_IEP0_EDC_LATCH_IN0	PRU_ICSSG Industrial Ethernet Distributed Clock Latch Input	I	AB29, Y3
PRG0_IEP0_EDC_LATCH_IN1	PRU_ICSSG Industrial Ethernet Distributed Clock Latch Input	I	AC28, P23
PRG0_IEP0_EDC_SYNC_OUT0	PRU_ICSSG Industrial Ethernet Distributed Clock Sync Output	O	AB28, Y1
PRG0_IEP0_EDC_SYNC_OUT1	PRU_ICSSG Industrial Ethernet Distributed Clock Sync Output	O	AB24, R28

Table 4-92. PRU_ICSSG0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PRG0_IEP0_EDIO_DATA_IN_OUT28	PRU_ICSSG Industrial Ethernet Digital I/O Data Input/Output	IO	AB26
PRG0_IEP0_EDIO_DATA_IN_OUT29	PRU_ICSSG Industrial Ethernet Digital I/O Data Input/Output	IO	AB25
PRG0_IEP0_EDIO_DATA_IN_OUT30	PRU_ICSSG Industrial Ethernet Digital I/O Data Input/Output	IO	Y24
PRG0_IEP0_EDIO_DATA_IN_OUT31	PRU_ICSSG Industrial Ethernet Digital I/O Data Input/Output	IO	AA25
PRG0_IEP1_EDC_LATCH_IN0	PRU_ICSSG Industrial Ethernet Distributed Clock Latch Input	I	AA26, Y5
PRG0_IEP1_EDC_LATCH_IN1	PRU_ICSSG Industrial Ethernet Distributed Clock Latch Input	I	AA24, T27
PRG0_IEP1_EDC_SYNC_OUT0	PRU_ICSSG Industrial Ethernet Distributed Clock Sync Output	O	AA29, Y2
PRG0_IEP1_EDC_SYNC_OUT1	PRU_ICSSG Industrial Ethernet Distributed Clock Sync Output	O	T24, Y25
PRG0_MDIO0_MDC	PRU_ICSSG MDIO Clock	O	AA27
PRG0_MDIO0_MDIO	PRU_ICSSG MDIO Data	IO	Y26
PRG0_PRU0_GPI0	PRU_ICSSG PRU Data Input	I	AF28
PRG0_PRU0_GPI1	PRU_ICSSG PRU Data Input	I	AE28
PRG0_PRU0_GPI2	PRU_ICSSG PRU Data Input	I	AE27
PRG0_PRU0_GPI3	PRU_ICSSG PRU Data Input	I	AD26
PRG0_PRU0_GPI4	PRU_ICSSG PRU Data Input	I	AD25
PRG0_PRU0_GPI5	PRU_ICSSG PRU Data Input	I	AC29
PRG0_PRU0_GPI6	PRU_ICSSG PRU Data Input	I	AE26
PRG0_PRU0_GPI7	PRU_ICSSG PRU Data Input	I	AC28
PRG0_PRU0_GPI8	PRU_ICSSG PRU Data Input	I	AC27
PRG0_PRU0_GPI9	PRU_ICSSG PRU Data Input	I	AB26
PRG0_PRU0_GPI10	PRU_ICSSG PRU Data Input	I	AB25
PRG0_PRU0_GPI11	PRU_ICSSG PRU Data Input	I	AJ28
PRG0_PRU0_GPI12	PRU_ICSSG PRU Data Input	I	AH27
PRG0_PRU0_GPI13	PRU_ICSSG PRU Data Input	I	AH29
PRG0_PRU0_GPI14	PRU_ICSSG PRU Data Input	I	AG28
PRG0_PRU0_GPI15	PRU_ICSSG PRU Data Input	I	AG27
PRG0_PRU0_GPI16	PRU_ICSSG PRU Data Input	I	AH28
PRG0_PRU0_GPI17	PRU_ICSSG PRU Data Input	I	AB24
PRG0_PRU0_GPI18	PRU_ICSSG PRU Data Input	I	AB29
PRG0_PRU0_GPI19	PRU_ICSSG PRU Data Input	I	AB28
PRG0_PRU0_GPO0	PRU_ICSSG PRU Data Output	IO	AF28
PRG0_PRU0_GPO1	PRU_ICSSG PRU Data Output	IO	AE28
PRG0_PRU0_GPO2	PRU_ICSSG PRU Data Output	IO	AE27
PRG0_PRU0_GPO3	PRU_ICSSG PRU Data Output	IO	AD26
PRG0_PRU0_GPO4	PRU_ICSSG PRU Data Output	IO	AD25
PRG0_PRU0_GPO5	PRU_ICSSG PRU Data Output	IO	AC29
PRG0_PRU0_GPO6	PRU_ICSSG PRU Data Output	IO	AE26
PRG0_PRU0_GPO7	PRU_ICSSG PRU Data Output	IO	AC28
PRG0_PRU0_GPO8	PRU_ICSSG PRU Data Output	IO	AC27
PRG0_PRU0_GPO9	PRU_ICSSG PRU Data Output	IO	AB26
PRG0_PRU0_GPO10	PRU_ICSSG PRU Data Output	IO	AB25

ADVANCE INFORMATION

Table 4-92. PRU_ICSSG0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PRG0_PRU0_GPO11	PRU_ICSSG PRU Data Output	IO	AJ28
PRG0_PRU0_GPO12	PRU_ICSSG PRU Data Output	IO	AH27
PRG0_PRU0_GPO13	PRU_ICSSG PRU Data Output	IO	AH29
PRG0_PRU0_GPO14	PRU_ICSSG PRU Data Output	IO	AG28
PRG0_PRU0_GPO15	PRU_ICSSG PRU Data Output	IO	AG27
PRG0_PRU0_GPO16	PRU_ICSSG PRU Data Output	IO	AH28
PRG0_PRU0_GPO17	PRU_ICSSG PRU Data Output	IO	AB24
PRG0_PRU0_GPO18	PRU_ICSSG PRU Data Output	IO	AB29
PRG0_PRU0_GPO19	PRU_ICSSG PRU Data Output	IO	AB28
PRG0_PRU1_GPI0	PRU_ICSSG PRU Data Input	I	AE29
PRG0_PRU1_GPI1	PRU_ICSSG PRU Data Input	I	AD28
PRG0_PRU1_GPI2	PRU_ICSSG PRU Data Input	I	AD27
PRG0_PRU1_GPI3	PRU_ICSSG PRU Data Input	I	AC25
PRG0_PRU1_GPI4	PRU_ICSSG PRU Data Input	I	AD29
PRG0_PRU1_GPI5	PRU_ICSSG PRU Data Input	I	AB27
PRG0_PRU1_GPI6	PRU_ICSSG PRU Data Input	I	AC26
PRG0_PRU1_GPI7	PRU_ICSSG PRU Data Input	I	AA24
PRG0_PRU1_GPI8	PRU_ICSSG PRU Data Input	I	AA28
PRG0_PRU1_GPI9	PRU_ICSSG PRU Data Input	I	Y24
PRG0_PRU1_GPI10	PRU_ICSSG PRU Data Input	I	AA25
PRG0_PRU1_GPI11	PRU_ICSSG PRU Data Input	I	AG26
PRG0_PRU1_GPI12	PRU_ICSSG PRU Data Input	I	AF27
PRG0_PRU1_GPI13	PRU_ICSSG PRU Data Input	I	AF26
PRG0_PRU1_GPI14	PRU_ICSSG PRU Data Input	I	AE25
PRG0_PRU1_GPI15	PRU_ICSSG PRU Data Input	I	AF29
PRG0_PRU1_GPI16	PRU_ICSSG PRU Data Input	I	AG29
PRG0_PRU1_GPI17	PRU_ICSSG PRU Data Input	I	Y25
PRG0_PRU1_GPI18	PRU_ICSSG PRU Data Input	I	AA26
PRG0_PRU1_GPI19	PRU_ICSSG PRU Data Input	I	AA29
PRG0_PRU1_GPO0	PRU_ICSSG PRU Data Output	IO	AE29
PRG0_PRU1_GPO1	PRU_ICSSG PRU Data Output	IO	AD28
PRG0_PRU1_GPO2	PRU_ICSSG PRU Data Output	IO	AD27
PRG0_PRU1_GPO3	PRU_ICSSG PRU Data Output	IO	AC25
PRG0_PRU1_GPO4	PRU_ICSSG PRU Data Output	IO	AD29
PRG0_PRU1_GPO5	PRU_ICSSG PRU Data Output	IO	AB27
PRG0_PRU1_GPO6	PRU_ICSSG PRU Data Output	IO	AC26
PRG0_PRU1_GPO7	PRU_ICSSG PRU Data Output	IO	AA24
PRG0_PRU1_GPO8	PRU_ICSSG PRU Data Output	IO	AA28
PRG0_PRU1_GPO9	PRU_ICSSG PRU Data Output	IO	Y24
PRG0_PRU1_GPO10	PRU_ICSSG PRU Data Output	IO	AA25
PRG0_PRU1_GPO11	PRU_ICSSG PRU Data Output	IO	AG26
PRG0_PRU1_GPO12	PRU_ICSSG PRU Data Output	IO	AF27
PRG0_PRU1_GPO13	PRU_ICSSG PRU Data Output	IO	AF26
PRG0_PRU1_GPO14	PRU_ICSSG PRU Data Output	IO	AE25
PRG0_PRU1_GPO15	PRU_ICSSG PRU Data Output	IO	AF29
PRG0_PRU1_GPO16	PRU_ICSSG PRU Data Output	IO	AG29
PRG0_PRU1_GPO17	PRU_ICSSG PRU Data Output	IO	Y25

Table 4-92. PRU_ICSSG0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PRG0_PRU1_GPO18	PRU_ICSSG PRU Data Output	IO	AA26
PRG0_PRU1_GPO19	PRU_ICSSG PRU Data Output	IO	AA29
PRG0_PWM0_TZ_IN	PRU_ICSSG PWM Trip Zone Input	I	AB29
PRG0_PWM0_TZ_OUT	PRU_ICSSG PWM Trip Zone Output	O	AB28
PRG0_PWM1_TZ_IN	PRU_ICSSG PWM Trip Zone Input	I	AA26
PRG0_PWM1_TZ_OUT	PRU_ICSSG PWM Trip Zone Output	O	AA29
PRG0_PWM2_TZ_IN	PRU_ICSSG PWM Trip Zone Input	I	AA25
PRG0_PWM2_TZ_OUT	PRU_ICSSG PWM Trip Zone Output	O	AA28
PRG0_PWM3_TZ_IN	PRU_ICSSG PWM Trip Zone Input	I	AB26
PRG0_PWM3_TZ_OUT	PRU_ICSSG PWM Trip Zone Output	O	AJ28
PRG0_PWM0_A0	PRU_ICSSG PWM Output A	IO	AH27
PRG0_PWM0_A1	PRU_ICSSG PWM Output A	IO	AG28
PRG0_PWM0_A2	PRU_ICSSG PWM Output A	IO	AH28
PRG0_PWM0_B0	PRU_ICSSG PWM Output B	IO	AH29
PRG0_PWM0_B1	PRU_ICSSG PWM Output B	IO	AG27
PRG0_PWM0_B2	PRU_ICSSG PWM Output B	IO	AB24
PRG0_PWM1_A0	PRU_ICSSG PWM Output A	IO	AF27
PRG0_PWM1_A1	PRU_ICSSG PWM Output A	IO	AE25
PRG0_PWM1_A2	PRU_ICSSG PWM Output A	IO	AG29
PRG0_PWM1_B0	PRU_ICSSG PWM Output B	IO	AF26
PRG0_PWM1_B1	PRU_ICSSG PWM Output B	IO	AF29
PRG0_PWM1_B2	PRU_ICSSG PWM Output B	IO	Y25
PRG0_PWM2_A0	PRU_ICSSG PWM Output A	IO	AE27
PRG0_PWM2_A1	PRU_ICSSG PWM Output A	IO	AC27
PRG0_PWM2_A2	PRU_ICSSG PWM Output A	IO	AD27
PRG0_PWM2_B0	PRU_ICSSG PWM Output B	IO	AD25
PRG0_PWM2_B1	PRU_ICSSG PWM Output B	IO	AB25
PRG0_PWM2_B2	PRU_ICSSG PWM Output B	IO	AD29
PRG0_PWM3_A0	PRU_ICSSG PWM Output A	IO	AF28
PRG0_PWM3_A1	PRU_ICSSG PWM Output A	IO	AE26
PRG0_PWM3_A2	PRU_ICSSG PWM Output A	IO	AD26
PRG0_PWM3_B0	PRU_ICSSG PWM Output B	IO	AE28
PRG0_PWM3_B1	PRU_ICSSG PWM Output B	IO	AC28
PRG0_PWM3_B2	PRU_ICSSG PWM Output B	IO	AC29
PRG0_RGMII1_RXC	PRU_ICSSG RGMII Receive Clock	I	AE26
PRG0_RGMII1_RX_CTL	PRU_ICSSG RGMII Receive Control	I	AD25
PRG0_RGMII1_TXC	PRU_ICSSG RGMII Transmit Clock	IO	AH28
PRG0_RGMII1_TX_CTL	PRU_ICSSG RGMII Transmit Control	O	AG27
PRG0_RGMII2_RXC	PRU_ICSSG RGMII Receive Clock	I	AC26
PRG0_RGMII2_RX_CTL	PRU_ICSSG RGMII Receive Control	I	AD29
PRG0_RGMII2_TXC	PRU_ICSSG RGMII Transmit Clock	IO	AG29
PRG0_RGMII2_TX_CTL	PRU_ICSSG RGMII Transmit Control	O	AF29
PRG0_RGMII1_RD0	PRU_ICSSG RGMII Receive Data	I	AF28
PRG0_RGMII1_RD1	PRU_ICSSG RGMII Receive Data	I	AE28
PRG0_RGMII1_RD2	PRU_ICSSG RGMII Receive Data	I	AE27
PRG0_RGMII1_RD3	PRU_ICSSG RGMII Receive Data	I	AD26
PRG0_RGMII1_TD0	PRU_ICSSG RGMII Transmit Data	O	AJ28

ADVANCE INFORMATION

Table 4-92. PRU_ICSSG0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PRG0_RGMII1_TD1	PRU_ICSSG RGMII Transmit Data	O	AH27
PRG0_RGMII1_TD2	PRU_ICSSG RGMII Transmit Data	O	AH29
PRG0_RGMII1_TD3	PRU_ICSSG RGMII Transmit Data	O	AG28
PRG0_RGMII2_RD0	PRU_ICSSG RGMII Receive Data	I	AE29
PRG0_RGMII2_RD1	PRU_ICSSG RGMII Receive Data	I	AD28
PRG0_RGMII2_RD2	PRU_ICSSG RGMII Receive Data	I	AD27
PRG0_RGMII2_RD3	PRU_ICSSG RGMII Receive Data	I	AC25
PRG0_RGMII2_TD0	PRU_ICSSG RGMII Transmit Data	O	AG26
PRG0_RGMII2_TD1	PRU_ICSSG RGMII Transmit Data	O	AF27
PRG0_RGMII2_TD2	PRU_ICSSG RGMII Transmit Data	O	AF26
PRG0_RGMII2_TD3	PRU_ICSSG RGMII Transmit Data	O	AE25
PRG0_UART0_CTSn	PRU_ICSSG UART Clear to Send (active low)	I	AB26
PRG0_UART0_RTSn	PRU_ICSSG UART Request to Send (active low)	O	AB25
PRG0_UART0_RXD	PRU_ICSSG UART Receive Data	I	Y24
PRG0_UART0_TXD	PRU_ICSSG UART Transmit Data	O	AA25

Table 4-93. PRU_ICSSG1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PRG1_ECAP0_IN_APWM_OUT	PRU_ICSSG Enhanced Capture (ECAP) Input or Auxiliary PWM (APWM) Output	IO	AH22
PRG1_ECAP0_SYNC_IN	PRU_ICSSG ECAP Sync Input	I	AJ22
PRG1_ECAP0_SYNC_OUT	PRU_ICSSG ECAP Sync Output	O	AC22
PRG1_IEP0_EDIO_OUTVALID	PRU_ICSSG Industrial Ethernet Digital I/O Outvalid	O	Y4
PRG1_IEP0_EDC_LATCH_IN0	PRU_ICSSG Industrial Ethernet Distributed Clock Latch Input	I	AE21
PRG1_IEP0_EDC_LATCH_IN1	PRU_ICSSG Industrial Ethernet Distributed Clock Latch Input	I	AE20
PRG1_IEP0_EDC_SYNC_OUT0	PRU_ICSSG Industrial Ethernet Distributed Clock Sync Output	O	AH21
PRG1_IEP0_EDC_SYNC_OUT1	PRU_ICSSG Industrial Ethernet Distributed Clock Sync Output	O	AJ21
PRG1_IEP0_EDIO_DATA_IN_OUT28	PRU_ICSSG Industrial Ethernet Digital I/O Data Input/Output	IO	AG20
PRG1_IEP0_EDIO_DATA_IN_OUT29	PRU_ICSSG Industrial Ethernet Digital I/O Data Input/Output	IO	AD21
PRG1_IEP0_EDIO_DATA_IN_OUT30	PRU_ICSSG Industrial Ethernet Digital I/O Data Input/Output	IO	AF21
PRG1_IEP0_EDIO_DATA_IN_OUT31	PRU_ICSSG Industrial Ethernet Digital I/O Data Input/Output	IO	AB23
PRG1_IEP1_EDC_LATCH_IN0	PRU_ICSSG Industrial Ethernet Distributed Clock Latch Input	I	AJ22
PRG1_IEP1_EDC_LATCH_IN1	PRU_ICSSG Industrial Ethernet Distributed Clock Latch Input	I	AC21
PRG1_IEP1_EDC_SYNC_OUT0	PRU_ICSSG Industrial Ethernet Distributed Clock Sync Output	O	AH22
PRG1_IEP1_EDC_SYNC_OUT1	PRU_ICSSG Industrial Ethernet Distributed Clock Sync Output	O	AC22
PRG1_MDIO0_MDC	PRU_ICSSG MDIO Clock	O	AD18
PRG1_MDIO0_MDIO	PRU_ICSSG MDIO Data	IO	AD19
PRG1_PRU0_GPI0	PRU_ICSSG PRU Data Input	I	AC23

Table 4-93. PRU_ICSSG1 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PRG1_PRU0_GPI1	PRU_ICSSG PRU Data Input	I	AG22
PRG1_PRU0_GPI2	PRU_ICSSG PRU Data Input	I	AF22
PRG1_PRU0_GPI3	PRU_ICSSG PRU Data Input	I	AJ23
PRG1_PRU0_GPI4	PRU_ICSSG PRU Data Input	I	AH23
PRG1_PRU0_GPI5	PRU_ICSSG PRU Data Input	I	AD20
PRG1_PRU0_GPI6	PRU_ICSSG PRU Data Input	I	AD22
PRG1_PRU0_GPI7	PRU_ICSSG PRU Data Input	I	AE20
PRG1_PRU0_GPI8	PRU_ICSSG PRU Data Input	I	AJ20
PRG1_PRU0_GPI9	PRU_ICSSG PRU Data Input	I	AG20
PRG1_PRU0_GPI10	PRU_ICSSG PRU Data Input	I	AD21
PRG1_PRU0_GPI11	PRU_ICSSG PRU Data Input	I	AF24
PRG1_PRU0_GPI12	PRU_ICSSG PRU Data Input	I	AJ24
PRG1_PRU0_GPI13	PRU_ICSSG PRU Data Input	I	AG24
PRG1_PRU0_GPI14	PRU_ICSSG PRU Data Input	I	AD24
PRG1_PRU0_GPI15	PRU_ICSSG PRU Data Input	I	AC24
PRG1_PRU0_GPI16	PRU_ICSSG PRU Data Input	I	AE24
PRG1_PRU0_GPI17	PRU_ICSSG PRU Data Input	I	AJ21
PRG1_PRU0_GPI18	PRU_ICSSG PRU Data Input	I	AE21
PRG1_PRU0_GPI19	PRU_ICSSG PRU Data Input	I	AH21
PRG1_PRU0_GPO0	PRU_ICSSG PRU Data Output	IO	AC23
PRG1_PRU0_GPO1	PRU_ICSSG PRU Data Output	IO	AG22
PRG1_PRU0_GPO2	PRU_ICSSG PRU Data Output	IO	AF22
PRG1_PRU0_GPO3	PRU_ICSSG PRU Data Output	IO	AJ23
PRG1_PRU0_GPO4	PRU_ICSSG PRU Data Output	IO	AH23
PRG1_PRU0_GPO5	PRU_ICSSG PRU Data Output	IO	AD20
PRG1_PRU0_GPO6	PRU_ICSSG PRU Data Output	IO	AD22
PRG1_PRU0_GPO7	PRU_ICSSG PRU Data Output	IO	AE20
PRG1_PRU0_GPO8	PRU_ICSSG PRU Data Output	IO	AJ20
PRG1_PRU0_GPO9	PRU_ICSSG PRU Data Output	IO	AG20
PRG1_PRU0_GPO10	PRU_ICSSG PRU Data Output	IO	AD21
PRG1_PRU0_GPO11	PRU_ICSSG PRU Data Output	IO	AF24
PRG1_PRU0_GPO12	PRU_ICSSG PRU Data Output	IO	AJ24
PRG1_PRU0_GPO13	PRU_ICSSG PRU Data Output	IO	AG24
PRG1_PRU0_GPO14	PRU_ICSSG PRU Data Output	IO	AD24
PRG1_PRU0_GPO15	PRU_ICSSG PRU Data Output	IO	AC24
PRG1_PRU0_GPO16	PRU_ICSSG PRU Data Output	IO	AE24
PRG1_PRU0_GPO17	PRU_ICSSG PRU Data Output	IO	AJ21
PRG1_PRU0_GPO18	PRU_ICSSG PRU Data Output	IO	AE21
PRG1_PRU0_GPO19	PRU_ICSSG PRU Data Output	IO	AH21
PRG1_PRU1_GPI0	PRU_ICSSG PRU Data Input	I	AE22
PRG1_PRU1_GPI1	PRU_ICSSG PRU Data Input	I	AG23
PRG1_PRU1_GPI2	PRU_ICSSG PRU Data Input	I	AF23
PRG1_PRU1_GPI3	PRU_ICSSG PRU Data Input	I	AD23
PRG1_PRU1_GPI4	PRU_ICSSG PRU Data Input	I	AH24
PRG1_PRU1_GPI5	PRU_ICSSG PRU Data Input	I	AG21
PRG1_PRU1_GPI6	PRU_ICSSG PRU Data Input	I	AE23
PRG1_PRU1_GPI7	PRU_ICSSG PRU Data Input	I	AC21

ADVANCE INFORMATION

Table 4-93. PRU_ICSSG1 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PRG1_PRU1_GPI8	PRU_ICSSG PRU Data Input	I	Y23
PRG1_PRU1_GPI9	PRU_ICSSG PRU Data Input	I	AF21
PRG1_PRU1_GPI10	PRU_ICSSG PRU Data Input	I	AB23
PRG1_PRU1_GPI11	PRU_ICSSG PRU Data Input	I	AJ25
PRG1_PRU1_GPI12	PRU_ICSSG PRU Data Input	I	AH25
PRG1_PRU1_GPI13	PRU_ICSSG PRU Data Input	I	AG25
PRG1_PRU1_GPI14	PRU_ICSSG PRU Data Input	I	AH26
PRG1_PRU1_GPI15	PRU_ICSSG PRU Data Input	I	AJ27
PRG1_PRU1_GPI16	PRU_ICSSG PRU Data Input	I	AJ26
PRG1_PRU1_GPI17	PRU_ICSSG PRU Data Input	I	AC22
PRG1_PRU1_GPI18	PRU_ICSSG PRU Data Input	I	AJ22
PRG1_PRU1_GPI19	PRU_ICSSG PRU Data Input	I	AH22
PRG1_PRU1_GPO0	PRU_ICSSG PRU Data Output	IO	AE22
PRG1_PRU1_GPO1	PRU_ICSSG PRU Data Output	IO	AG23
PRG1_PRU1_GPO2	PRU_ICSSG PRU Data Output	IO	AF23
PRG1_PRU1_GPO3	PRU_ICSSG PRU Data Output	IO	AD23
PRG1_PRU1_GPO4	PRU_ICSSG PRU Data Output	IO	AH24
PRG1_PRU1_GPO5	PRU_ICSSG PRU Data Output	IO	AG21
PRG1_PRU1_GPO6	PRU_ICSSG PRU Data Output	IO	AE23
PRG1_PRU1_GPO7	PRU_ICSSG PRU Data Output	IO	AC21
PRG1_PRU1_GPO8	PRU_ICSSG PRU Data Output	IO	Y23
PRG1_PRU1_GPO9	PRU_ICSSG PRU Data Output	IO	AF21
PRG1_PRU1_GPO10	PRU_ICSSG PRU Data Output	IO	AB23
PRG1_PRU1_GPO11	PRU_ICSSG PRU Data Output	IO	AJ25
PRG1_PRU1_GPO12	PRU_ICSSG PRU Data Output	IO	AH25
PRG1_PRU1_GPO13	PRU_ICSSG PRU Data Output	IO	AG25
PRG1_PRU1_GPO14	PRU_ICSSG PRU Data Output	IO	AH26
PRG1_PRU1_GPO15	PRU_ICSSG PRU Data Output	IO	AJ27
PRG1_PRU1_GPO16	PRU_ICSSG PRU Data Output	IO	AJ26
PRG1_PRU1_GPO17	PRU_ICSSG PRU Data Output	IO	AC22
PRG1_PRU1_GPO18	PRU_ICSSG PRU Data Output	IO	AJ22
PRG1_PRU1_GPO19	PRU_ICSSG PRU Data Output	IO	AH22
PRG1_PWM0_TZ_IN	PRU_ICSSG PWM Trip Zone Input	I	AE21
PRG1_PWM0_TZ_OUT	PRU_ICSSG PWM Trip Zone Output	O	AH21
PRG1_PWM1_TZ_IN	PRU_ICSSG PWM Trip Zone Input	I	AJ22
PRG1_PWM1_TZ_OUT	PRU_ICSSG PWM Trip Zone Output	O	AH22
PRG1_PWM2_TZ_IN	PRU_ICSSG PWM Trip Zone Input	I	AB23
PRG1_PWM2_TZ_OUT	PRU_ICSSG PWM Trip Zone Output	O	Y23
PRG1_PWM3_TZ_IN	PRU_ICSSG PWM Trip Zone Input	I	AG20
PRG1_PWM3_TZ_OUT	PRU_ICSSG PWM Trip Zone Output	O	AF24
PRG1_PWM0_A0	PRU_ICSSG PWM Output A	IO	AJ24
PRG1_PWM0_A1	PRU_ICSSG PWM Output A	IO	AD24
PRG1_PWM0_A2	PRU_ICSSG PWM Output A	IO	AE24
PRG1_PWM0_B0	PRU_ICSSG PWM Output B	IO	AG24
PRG1_PWM0_B1	PRU_ICSSG PWM Output B	IO	AC24
PRG1_PWM0_B2	PRU_ICSSG PWM Output B	IO	AJ21
PRG1_PWM1_A0	PRU_ICSSG PWM Output A	IO	AH25

Table 4-93. PRU_ICSSG1 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
PRG1_PWM1_A1	PRU_ICSSG PWM Output A	IO	AH26
PRG1_PWM1_A2	PRU_ICSSG PWM Output A	IO	AJ26
PRG1_PWM1_B0	PRU_ICSSG PWM Output B	IO	AG25
PRG1_PWM1_B1	PRU_ICSSG PWM Output B	IO	AJ27
PRG1_PWM1_B2	PRU_ICSSG PWM Output B	IO	AC22
PRG1_PWM2_A0	PRU_ICSSG PWM Output A	IO	AF22
PRG1_PWM2_A1	PRU_ICSSG PWM Output A	IO	AJ20
PRG1_PWM2_A2	PRU_ICSSG PWM Output A	IO	AF23
PRG1_PWM2_B0	PRU_ICSSG PWM Output B	IO	AH23
PRG1_PWM2_B1	PRU_ICSSG PWM Output B	IO	AD21
PRG1_PWM2_B2	PRU_ICSSG PWM Output B	IO	AH24
PRG1_PWM3_A0	PRU_ICSSG PWM Output A	IO	AC23
PRG1_PWM3_A1	PRU_ICSSG PWM Output A	IO	AD22
PRG1_PWM3_A2	PRU_ICSSG PWM Output A	IO	AJ23
PRG1_PWM3_B0	PRU_ICSSG PWM Output B	IO	AG22
PRG1_PWM3_B1	PRU_ICSSG PWM Output B	IO	AE20
PRG1_PWM3_B2	PRU_ICSSG PWM Output B	IO	AD20
PRG1_RGMII1_RXC	PRU_ICSSG RGMII Receive Clock	I	AD22
PRG1_RGMII1_RX_CTL	PRU_ICSSG RGMII Receive Control	I	AH23
PRG1_RGMII1_TXC	PRU_ICSSG RGMII Transmit Clock	IO	AE24
PRG1_RGMII1_TX_CTL	PRU_ICSSG RGMII Transmit Control	O	AC24
PRG1_RGMII2_RXC	PRU_ICSSG RGMII Receive Clock	I	AE23
PRG1_RGMII2_RX_CTL	PRU_ICSSG RGMII Receive Control	I	AH24
PRG1_RGMII2_TXC	PRU_ICSSG RGMII Transmit Clock	IO	AJ26
PRG1_RGMII2_TX_CTL	PRU_ICSSG RGMII Transmit Control	O	AJ27
PRG1_RGMII1_RD0	PRU_ICSSG RGMII Receive Data	I	AC23
PRG1_RGMII1_RD1	PRU_ICSSG RGMII Receive Data	I	AG22
PRG1_RGMII1_RD2	PRU_ICSSG RGMII Receive Data	I	AF22
PRG1_RGMII1_RD3	PRU_ICSSG RGMII Receive Data	I	AJ23
PRG1_RGMII1_TD0	PRU_ICSSG RGMII Transmit Data	O	AF24
PRG1_RGMII1_TD1	PRU_ICSSG RGMII Transmit Data	O	AJ24
PRG1_RGMII1_TD2	PRU_ICSSG RGMII Transmit Data	O	AG24
PRG1_RGMII1_TD3	PRU_ICSSG RGMII Transmit Data	O	AD24
PRG1_RGMII2_RD0	PRU_ICSSG RGMII Receive Data	I	AE22
PRG1_RGMII2_RD1	PRU_ICSSG RGMII Receive Data	I	AG23
PRG1_RGMII2_RD2	PRU_ICSSG RGMII Receive Data	I	AF23
PRG1_RGMII2_RD3	PRU_ICSSG RGMII Receive Data	I	AD23
PRG1_RGMII2_TD0	PRU_ICSSG RGMII Transmit Data	O	AJ25
PRG1_RGMII2_TD1	PRU_ICSSG RGMII Transmit Data	O	AH25
PRG1_RGMII2_TD2	PRU_ICSSG RGMII Transmit Data	O	AG25
PRG1_RGMII2_TD3	PRU_ICSSG RGMII Transmit Data	O	AH26
PRG1_UART0_CTSn	PRU_ICSSG UART Clear to Send (active low)	I	AG20
PRG1_UART0_RTSn	PRU_ICSSG UART Request to Send (active low)	O	AD21
PRG1_UART0_RXD	PRU_ICSSG UART Receive Data	I	AF21
PRG1_UART0_TXD	PRU_ICSSG UART Transmit Data	O	AB23

ADVANCE INFORMATION

4.3.24 MLB

4.3.24.1 MAIN Domain

NOTE

Media Local Bus (MLB) is not available on this device. Balls listed in [Table 4-94](#) must be left unconnected if not used in GPIO mode.

Table 4-94. MLB0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MLB0_MLBCN	Media Local Bus (MLB) Subsystem Differential Clock Pair (Negative)	I	AE2
MLB0_MLBCP	Media Local Bus (MLB) Subsystem Differential Clock Pair (Positive)	I	AD2
MLB0_MLBDN	Media Local Bus (MLB) Subsystem Differential Data Pair (Negative)	IO	AD3
MLB0_MLBDP	Media Local Bus (MLB) Subsystem Differential Data Pair (Positive)	IO	AC3
MLB0_MLBSN	Media Local Bus (MLB) Subsystem Differential Signal Pair (Negative)	IO	AC1
MLB0_MLBSP	Media Local Bus (MLB) Subsystem Differential Signal Pair (Positive)	IO	AD1

4.3.25 MCASP

4.3.25.1 MAIN Domain

Table 4-95. MCASP0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP0_ACLKR	MCASP Receive Bit Clock	IO	AE27
MCASP0_ACLKX	MCASP Transmit Bit Clock	IO	AB26
MCASP0_AFSR	MCASP Receive Frame Sync	IO	AD26
MCASP0_AFSX	MCASP Transmit Frame Sync	IO	AB25
MCASP0_AXR0	MCASP Serial Data (Input/Output)	IO	AF28
MCASP0_AXR1	MCASP Serial Data (Input/Output)	IO	AE28
MCASP0_AXR2	MCASP Serial Data (Input/Output)	IO	AD25
MCASP0_AXR3	MCASP Serial Data (Input/Output)	IO	AC29
MCASP0_AXR4	MCASP Serial Data (Input/Output)	IO	AE26
MCASP0_AXR5	MCASP Serial Data (Input/Output)	IO	AC28
MCASP0_AXR6	MCASP Serial Data (Input/Output)	IO	AC27
MCASP0_AXR7	MCASP Serial Data (Input/Output)	IO	AJ28
MCASP0_AXR8	MCASP Serial Data (Input/Output)	IO	AH27
MCASP0_AXR9	MCASP Serial Data (Input/Output)	IO	AH29
MCASP0_AXR10	MCASP Serial Data (Input/Output)	IO	AG28
MCASP0_AXR11	MCASP Serial Data (Input/Output)	IO	AG27
MCASP0_AXR12	MCASP Serial Data (Input/Output)	IO	AH28
MCASP0_AXR13	MCASP Serial Data (Input/Output)	IO	AB24
MCASP0_AXR14	MCASP Serial Data (Input/Output)	IO	AB29
MCASP0_AXR15	MCASP Serial Data (Input/Output)	IO	AB28

Table 4-96. MCASP1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP1_ACLKR	MCASP Receive Bit Clock	IO	AD27
MCASP1_ACLKX	MCASP Transmit Bit Clock	IO	AB27
MCASP1_AFSR	MCASP Receive Frame Sync	IO	AC25
MCASP1_AFSX	MCASP Transmit Frame Sync	IO	AA28
MCASP1_AXR0	MCASP Serial Data (Input/Output)	IO	AE29
MCASP1_AXR1	MCASP Serial Data (Input/Output)	IO	AD28
MCASP1_AXR2	MCASP Serial Data (Input/Output)	IO	AD29
MCASP1_AXR3	MCASP Serial Data (Input/Output)	IO	AC26
MCASP1_AXR4	MCASP Serial Data (Input/Output)	IO	AA24
MCASP1_AXR5	MCASP Serial Data (Input/Output)	IO	Y24
MCASP1_AXR6	MCASP Serial Data (Input/Output)	IO	AA25
MCASP1_AXR7	MCASP Serial Data (Input/Output)	IO	AG26
MCASP1_AXR8	MCASP Serial Data (Input/Output)	IO	AF27
MCASP1_AXR9	MCASP Serial Data (Input/Output)	IO	AF26
MCASP1_AXR10	MCASP Serial Data (Input/Output)	IO	AD27
MCASP1_AXR11	MCASP Serial Data (Input/Output)	IO	AC25

Table 4-97. MCASP2 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP2_ACLKR	MCASP Receive Bit Clock	IO	AA27
MCASP2_ACLKX	MCASP Transmit Bit Clock	IO	AA29
MCASP2_AFSR	MCASP Receive Frame Sync	IO	Y26
MCASP2_AFSX	MCASP Transmit Frame Sync	IO	AA26
MCASP2_AXR0	MCASP Serial Data (Input/Output)	IO	AE25
MCASP2_AXR1	MCASP Serial Data (Input/Output)	IO	AF29
MCASP2_AXR2	MCASP Serial Data (Input/Output)	IO	AG29
MCASP2_AXR3	MCASP Serial Data (Input/Output)	IO	Y25
MCASP2_AXR4	MCASP Serial Data (Input/Output)	IO	Y26
MCASP2_AXR5	MCASP Serial Data (Input/Output)	IO	AA27

Table 4-98. MCASP3 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP3_ACLKR	MCASP Receive Bit Clock	IO	AF23
MCASP3_ACLKX	MCASP Transmit Bit Clock	IO	AG20
MCASP3_AFSR	MCASP Receive Frame Sync	IO	AD23
MCASP3_AFSX	MCASP Transmit Frame Sync	IO	AD21
MCASP3_AXR0	MCASP Serial Data (Input/Output)	IO	AD20
MCASP3_AXR1	MCASP Serial Data (Input/Output)	IO	AE20
MCASP3_AXR2	MCASP Serial Data (Input/Output)	IO	AJ20
MCASP3_AXR3	MCASP Serial Data (Input/Output)	IO	AJ21

Table 4-99. MCASP4 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP4_ACLKR	MCASP Receive Bit Clock	IO	AG25
MCASP4_ACLKX	MCASP Transmit Bit Clock	IO	AE21
MCASP4_AFSR	MCASP Receive Frame Sync	IO	AH26
MCASP4_AFSX	MCASP Transmit Frame Sync	IO	AH21
MCASP4_AXR0	MCASP Serial Data (Input/Output)	IO	AG21
MCASP4_AXR1	MCASP Serial Data (Input/Output)	IO	AC21
MCASP4_AXR2	MCASP Serial Data (Input/Output)	IO	Y23
MCASP4_AXR3	MCASP Serial Data (Input/Output)	IO	AF21

Table 4-100. MCASP5 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP5_ACLKR	MCASP Receive Bit Clock	IO	AD19
MCASP5_ACLKX	MCASP Transmit Bit Clock	IO	AB23
MCASP5_AFSR	MCASP Receive Frame Sync	IO	AD18
MCASP5_AFSX	MCASP Transmit Frame Sync	IO	AC22
MCASP5_AXR0	MCASP Serial Data (Input/Output)	IO	AJ22
MCASP5_AXR1	MCASP Serial Data (Input/Output)	IO	AH22
MCASP5_AXR2	MCASP Serial Data (Input/Output)	IO	AD19
MCASP5_AXR3	MCASP Serial Data (Input/Output)	IO	AD18

Table 4-101. MCASP6 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP6_ACLKR	MCASP Receive Bit Clock	IO	AH23
MCASP6_ACLKX	MCASP Transmit Bit Clock	IO	AC23
MCASP6_AFSR	MCASP Receive Frame Sync	IO	AD22
MCASP6_AFSX	MCASP Transmit Frame Sync	IO	AG22
MCASP6_AXR0	MCASP Serial Data (Input/Output)	IO	AF22
MCASP6_AXR1	MCASP Serial Data (Input/Output)	IO	AJ23
MCASP6_AXR2	MCASP Serial Data (Input/Output)	IO	AH23
MCASP6_AXR3	MCASP Serial Data (Input/Output)	IO	AD22

Table 4-102. MCASP7 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP7_ACLKR	MCASP Receive Bit Clock	IO	AC24
MCASP7_ACLKX	MCASP Transmit Bit Clock	IO	AF24
MCASP7_AFSR	MCASP Receive Frame Sync	IO	AE24
MCASP7_AFSX	MCASP Transmit Frame Sync	IO	AJ24
MCASP7_AXR0	MCASP Serial Data (Input/Output)	IO	AG24
MCASP7_AXR1	MCASP Serial Data (Input/Output)	IO	AD24
MCASP7_AXR2	MCASP Serial Data (Input/Output)	IO	AC24
MCASP7_AXR3	MCASP Serial Data (Input/Output)	IO	AE24

Table 4-103. MCASP8 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP8_ACLKR	MCASP Receive Bit Clock	IO	AH24
MCASP8_ACLKX	MCASP Transmit Bit Clock	IO	AE22
MCASP8_AFSR	MCASP Receive Frame Sync	IO	AE23
MCASP8_AFSX	MCASP Transmit Frame Sync	IO	AG23
MCASP8_AXR0	MCASP Serial Data (Input/Output)	IO	AF23
MCASP8_AXR1	MCASP Serial Data (Input/Output)	IO	AD23
MCASP8_AXR2	MCASP Serial Data (Input/Output)	IO	AH24
MCASP8_AXR3	MCASP Serial Data (Input/Output)	IO	AE23

Table 4-104. MCASP9 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP9_ACLKR	MCASP Receive Bit Clock	IO	AJ27
MCASP9_ACLKX	MCASP Transmit Bit Clock	IO	AJ25
MCASP9_AFSR	MCASP Receive Frame Sync	IO	AJ26
MCASP9_AFSX	MCASP Transmit Frame Sync	IO	AH25
MCASP9_AXR0	MCASP Serial Data (Input/Output)	IO	AG25
MCASP9_AXR1	MCASP Serial Data (Input/Output)	IO	AH26
MCASP9_AXR2	MCASP Serial Data (Input/Output)	IO	AJ27
MCASP9_AXR3	MCASP Serial Data (Input/Output)	IO	AJ26

Table 4-105. MCASP10 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP10_ACLKR	MCASP Receive Bit Clock	IO	Y28
MCASP10_ACLKX	MCASP Transmit Bit Clock	IO	U23
MCASP10_AFSR	MCASP Receive Frame Sync	IO	V23
MCASP10_AFSX	MCASP Transmit Frame Sync	IO	U26
MCASP10_AXR0	MCASP Serial Data (Input/Output)	IO	V28
MCASP10_AXR1	MCASP Serial Data (Input/Output)	IO	V29
MCASP10_AXR2	MCASP Serial Data (Input/Output)	IO	U29
MCASP10_AXR3	MCASP Serial Data (Input/Output)	IO	U25
MCASP10_AXR4	MCASP Serial Data (Input/Output)	IO	V25
MCASP10_AXR5	MCASP Serial Data (Input/Output)	IO	W27
MCASP10_AXR6	MCASP Serial Data (Input/Output)	IO	W29
MCASP10_AXR7	MCASP Serial Data (Input/Output)	IO	W26

Table 4-106. MCASP11 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP11_ACLKR	MCASP Receive Bit Clock	IO	W23
MCASP11_ACLKX	MCASP Transmit Bit Clock	IO	V27
MCASP11_AFSR	MCASP Receive Frame Sync	IO	W28
MCASP11_AFSX	MCASP Transmit Frame Sync	IO	U28
MCASP11_AXR0	MCASP Serial Data (Input/Output)	IO	U27
MCASP11_AXR1	MCASP Serial Data (Input/Output)	IO	U24

Table 4-106. MCASP11 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCASP11_AXR2	MCASP Serial Data (Input/Output)	IO	R23
MCASP11_AXR3	MCASP Serial Data (Input/Output)	IO	T23
MCASP11_AXR4	MCASP Serial Data (Input/Output)	IO	Y29
MCASP11_AXR5	MCASP Serial Data (Input/Output)	IO	Y27
MCASP11_AXR6	MCASP Serial Data (Input/Output)	IO	W24
MCASP11_AXR7	MCASP Serial Data (Input/Output)	IO	W25

4.3.26 DSS**4.3.26.1 MAIN Domain****Table 4-107. DSS0 Signal Descriptions**

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
DSS_FSYNC0	Video Output Frame Sync 0	O	AH27, Y26
DSS_FSYNC1	Video Output Frame Sync 1	O	AD19, AH28
DSS_FSYNC2	Video Output Frame Sync 2	O	AA27, AH29
DSS_FSYNC3	Video Output Frame Sync 3	O	AG27, Y24
VOUT0_DE	Video Output Data Enable	O	AC22
VOUT0_EXTPCLKIN	Video Output External Pixel Clock Input	I	AH21
VOUT0_HSYNC	Video Output Horizontal Sync	O	AJ26
VOUT0_PCLK	Video Output Pixel Clock Output	O	AH22
VOUT0_VSYNC	Video Output Vertical Sync	O	AJ22
VOUT0_DATA0	Video Output Data 0	O	AE22
VOUT0_DATA1	Video Output Data 1	O	AG23
VOUT0_DATA2	Video Output Data 2	O	AF23
VOUT0_DATA3	Video Output Data 3	O	AD23
VOUT0_DATA4	Video Output Data 4	O	AH24
VOUT0_DATA5	Video Output Data 5	O	AG21
VOUT0_DATA6	Video Output Data 6	O	AE23
VOUT0_DATA7	Video Output Data 7	O	AC21
VOUT0_DATA8	Video Output Data 8	O	Y23
VOUT0_DATA9	Video Output Data 9	O	AF21
VOUT0_DATA10	Video Output Data 10	O	AB23
VOUT0_DATA11	Video Output Data 11	O	AJ25
VOUT0_DATA12	Video Output Data 12	O	AH25
VOUT0_DATA13	Video Output Data 13	O	AG25
VOUT0_DATA14	Video Output Data 14	O	AH26
VOUT0_DATA15	Video Output Data 15	O	AJ27
VOUT0_DATA16	Video Output Data 16	O	AF24
VOUT0_DATA17	Video Output Data 17	O	AJ24
VOUT0_DATA18	Video Output Data 18	O	AG24
VOUT0_DATA19	Video Output Data 19	O	AD24
VOUT0_DATA20	Video Output Data 20	O	AC24
VOUT0_DATA21	Video Output Data 21	O	AE24
VOUT0_DATA22	Video Output Data 22	O	AJ20
VOUT0_DATA23	Video Output Data 23	O	AG20

Table 4-107. DSS0 Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
VOUT0_VP0_DE	Video Output Data Enable	O	AC22
VOUT0_VP0_HSYNC	Video Output Horizontal Sync	O	AJ26
VOUT0_VP0_VSYNC	Video Output Vertical Sync	O	AJ22
VOUT0_VP2_DE	Video Output Data Enable	O	AC22
VOUT0_VP2_HSYNC	Video Output Horizontal Sync	O	AJ26
VOUT0_VP2_VSYNC	Video Output Vertical Sync	O	AJ22
VOUT1_DE	Video Output Data Enable	O	W26
VOUT1_EXTPCLKIN	Video Output External Pixel Clock Input	I	W24
VOUT1_HSYNC	Video Output Horizontal Sync	O	W27
VOUT1_PCLK	Video Output Pixel Clock Output	O	W29
VOUT1_VSYNC	Video Output Vertical Sync	O	V25
VOUT1_DATA0	Video Output Data 0	O	U23
VOUT1_DATA1	Video Output Data 1	O	U26
VOUT1_DATA2	Video Output Data 2	O	V28
VOUT1_DATA3	Video Output Data 3	O	V29
VOUT1_DATA4	Video Output Data 4	O	V27
VOUT1_DATA5	Video Output Data 5	O	U28
VOUT1_DATA6	Video Output Data 6	O	U29
VOUT1_DATA7	Video Output Data 7	O	U25
VOUT1_DATA8	Video Output Data 8	O	U27
VOUT1_DATA9	Video Output Data 9	O	U24
VOUT1_DATA10	Video Output Data 10	O	R23
VOUT1_DATA11	Video Output Data 11	O	T23
VOUT1_DATA12	Video Output Data 12	O	Y28
VOUT1_DATA13	Video Output Data 13	O	V23
VOUT1_DATA14	Video Output Data 14	O	W23
VOUT1_DATA15	Video Output Data 15	O	W28
VOUT1_VP0_DE	Video Output Data Enable	O	W26
VOUT1_VP0_HSYNC	Video Output Horizontal Sync	O	W27
VOUT1_VP0_VSYNC	Video Output Vertical Sync	O	V25

ADVANCE INFORMATION

4.3.27 DP

4.3.27.1 MAIN Domain

NOTE

DP0_TX functionality is available on the SERDES pins. For more information, refer to [Section 4.3.16, SERDES](#).

Table 4-108. DP0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
DP0_AUXN	Display port differential auxiliary data (negative)	IO	G6
DP0_AUXP	Display port differential auxiliary data (positive)	IO	F7
DP0_HPD	Display Port Hot Plugged Display Detect	I	W2, Y4

4.3.28 Camera Adaptor Layer (CAL) Subsystem

4.3.28.1 MAIN Domain

Table 4-109. CSI0 Signal Descriptions⁽²⁾

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
CSI0_RXCLKN	CSI Differential Receive Clock Input (negative)	I	B20
CSI0_RXCLKP	CSI Differential Receive Clock Input (positive)	I	A21
CSI0_RXRCALIB ⁽¹⁾	CSI pin connected to external resistor for on-chip resistor calibration	A	F16
CSI0_RXN0	CSI Differential Receive Input (negative)	I	B19
CSI0_RXP0	CSI Differential Receive Input (positive)	I	A20
CSI0_RXN1	CSI Differential Receive Input (negative)	I	D18
CSI0_RXP1	CSI Differential Receive Input (positive)	I	C19
CSI0_RXN2	CSI Differential Receive Input (negative)	I	D17
CSI0_RXP2	CSI Differential Receive Input (positive)	I	C18
CSI0_RXN3	CSI Differential Receive Input (negative)	I	E16
CSI0_RXP3	CSI Differential Receive Input (positive)	I	E17

(1) The required resistor value is 500 Ω ±1%.

(2) CSI TX functionally is available on the DSI pins. For more information, refer to [Section 4.3.29, DSI_TX](#).

Table 4-110. CSI1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
CSI1_RXCLKN	CSI Differential Receive Clock Input (negative)	I	B17
CSI1_RXCLKP	CSI Differential Receive Clock Input (positive)	I	A18
CSI1_RXRCALIB ⁽¹⁾	CSI pin connected to external resistor for on-chip resistor calibration	A	F15
CSI1_RXN0	CSI Differential Receive Input (negative)	I	B16
CSI1_RXP0	CSI Differential Receive Input (positive)	I	A17
CSI1_RXN1	CSI Differential Receive Input (negative)	I	D15
CSI1_RXP1	CSI Differential Receive Input (positive)	I	C16
CSI1_RXN2	CSI Differential Receive Input (negative)	I	D14
CSI1_RXP2	CSI Differential Receive Input (positive)	I	C15
CSI1_RXN3	CSI Differential Receive Input (negative)	I	E13
CSI1_RXP3	CSI Differential Receive Input (positive)	I	E14

(1) The required resistor value is 500 Ω ±1%.

4.3.29 DSI_TX

4.3.29.1 MAIN Domain

Table 4-111. DSI_TX0 Signal Descriptions⁽¹⁾

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
DSI_TXCLKN	DSI Differential Transmit Clock Output (positive)	O	E10
DSI_TXCLKP	DSI Differential Transmit Clock Output (negative)	O	E11
DSI_TXN0	DSI Differential Transmit Output (negative)	IO	D11
DSI_TXP0	DSI Differential Transmit Output (positive)	IO	C12
DSI_TXN1	DSI Differential Transmit Output (negative)	O	D12

Table 4-111. DSI_TX0 Signal Descriptions⁽¹⁾ (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
DSI_TXP1	DSI Differential Transmit Output (positive)	O	C13
DSI_TXN2	DSI Differential Transmit Output (negative)	O	B13
DSI_TXP2	DSI Differential Transmit Output (positive)	O	A14
DSI_TXN3	DSI Differential Transmit Output (negative)	O	B14
DSI_TXP3	DSI Differential Transmit Output (positive)	O	A15
DSI_TXRCALIB ⁽²⁾	DSI pin connected to external resistor for on-chip resistor calibration	A	F12

(1) The functionality of these pins is controlled by CTRLMMR_DPHY_TX0_CTRL[1:0] LANE_FUNC_SEL. 0x0 = DSI PPI, 0x1 = CSI0 TX.

(2) The required resistor value is 500 Ω ±1%.

4.3.30 VPFE

4.3.30.1 MAIN Domain

Table 4-112. VPFE0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
VPFE0_FIELD	Video Input Field Indicator	I	AG23
VPFE0_HD	Video Input Horizontal Sync	I	AE22
VPFE0_PCLK	Video Input Pixel Clock	I	AH21
VPFE0_VD	Video Input Vertical Sync	I	AF23
VPFE0_WEN	Video Input Write Enable	I	AD23
VPFE0_DATA0	Video Input Data	I	AF24
VPFE0_DATA1	Video Input Data	I	AJ24
VPFE0_DATA2	Video Input Data	I	AG24
VPFE0_DATA3	Video Input Data	I	AD24
VPFE0_DATA4	Video Input Data	I	AC24
VPFE0_DATA5	Video Input Data	I	AE24
VPFE0_DATA6	Video Input Data	I	AJ21
VPFE0_DATA7	Video Input Data	I	AE21
VPFE0_DATA8	Video Input Data	I	AG25
VPFE0_DATA9	Video Input Data	I	AJ27
VPFE0_DATA10	Video Input Data	I	AC22
VPFE0_DATA11	Video Input Data	I	AD19
VPFE0_DATA12	Video Input Data	I	AD18
VPFE0_DATA13	Video Input Data	I	AH24
VPFE0_DATA14	Video Input Data	I	AE23
VPFE0_DATA15	Video Input Data	I	AC21

4.3.31 DMTIMER

4.3.31.1 MAIN Domain

Table 4-113. DMTIMER Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
TIMER_IO0	Timer Inputs and Outputs (not tied to single timer instance)	IO	P24, V6

Table 4-113. DMTIMER Signal Descriptions (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
TIMER_IO1	Timer Inputs and Outputs (not tied to single timer instance)	IO	R24, V5
TIMER_IO2	Timer Inputs and Outputs (not tied to single timer instance)	IO	AD23, P23
TIMER_IO3	Timer Inputs and Outputs (not tied to single timer instance)	IO	AH24, R28
TIMER_IO4	Timer Inputs and Outputs (not tied to single timer instance)	IO	AG21, T27
TIMER_IO5	Timer Inputs and Outputs (not tied to single timer instance)	IO	AE23, T24
TIMER_IO6	Timer Inputs and Outputs (not tied to single timer instance)	IO	AC2, T26
TIMER_IO7	Timer Inputs and Outputs (not tied to single timer instance)	IO	AB1, T25

4.3.31.2 MCU Domain**Table 4-114. DMTIMER Signal Descriptions**

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_TIMER_IO0	Timer Inputs and Outputs (not tied to single timer instance)	IO	E22, E28
MCU_TIMER_IO1	Timer Inputs and Outputs (not tied to single timer instance)	IO	E25, H27
MCU_TIMER_IO2	Timer Inputs and Outputs (not tied to single timer instance)	IO	A28
MCU_TIMER_IO3	Timer Inputs and Outputs (not tied to single timer instance)	IO	A27
MCU_TIMER_IO4	Timer Inputs and Outputs (not tied to single timer instance)	IO	A25
MCU_TIMER_IO5	Timer Inputs and Outputs (not tied to single timer instance)	IO	D24
MCU_TIMER_IO6	Timer Inputs and Outputs (not tied to single timer instance)	IO	G27
MCU_TIMER_IO7	Timer Inputs and Outputs (not tied to single timer instance)	IO	G26
MCU_TIMER_IO8	Timer Inputs and Outputs (not tied to single timer instance)	IO	D26
MCU_TIMER_IO9	Timer Inputs and Outputs (not tied to single timer instance)	IO	D25

4.3.32 Emulation and Debug

4.3.32.1 MAIN Domain

Table 4-115. JTAG Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
EMU0	Emulation Control 0	IO	C26
EMU1	Emulation Control 1	IO	B29
TCK	JTAG Test Clock Input	I	E29
TDI	JTAG Test Data Input	I	V1
TDO	JTAG Test Data Output	OZ	V3
TMS	JTAG Test Mode Select Input	I	V2
TRSTn	JTAG Reset	I	F24

Table 4-116. Trace Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
TRC_CLK	Trace Clock	O	U23
TRC_CTL	Trace Control	O	U26
TRC_DATA0	Trace Data 0	O	V28
TRC_DATA1	Trace Data 1	O	V29
TRC_DATA2	Trace Data 2	O	V27
TRC_DATA3	Trace Data 3	O	U28
TRC_DATA4	Trace Data 4	O	U29
TRC_DATA5	Trace Data 5	O	U25
TRC_DATA6	Trace Data 6	O	U27
TRC_DATA7	Trace Data 7	O	U24
TRC_DATA8	Trace Data 8	O	R23
TRC_DATA9	Trace Data 9	O	T23
TRC_DATA10	Trace Data 10	O	Y28
TRC_DATA11	Trace Data 11	O	V23
TRC_DATA12	Trace Data 12	O	W23
TRC_DATA13	Trace Data 13	O	W28
TRC_DATA14	Trace Data 14	O	V25
TRC_DATA15	Trace Data 15	O	W27
TRC_DATA16	Trace Data 16	O	W29
TRC_DATA17	Trace Data 17	O	W26
TRC_DATA18	Trace Data 18	O	Y29
TRC_DATA19	Trace Data 19	O	Y27
TRC_DATA20	Trace Data 20	O	W24
TRC_DATA21	Trace Data 21	O	W25
TRC_DATA22	Trace Data 22	O	V26
TRC_DATA23	Trace Data 23	O	V24

4.3.33 System and Miscellaneous

4.3.33.1 Boot Mode Configuration

4.3.33.1.1 MAIN Domain

NOTE

BOOTMODE pins are latched on the rising edge of PORz_OUT.

Table 4-117. Sysboot Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
BOOTMODE0	Bootmode pin 0	I	AD20
BOOTMODE1	Bootmode pin 1	I	AC22
BOOTMODE2	Bootmode pin 2	I	AC29
BOOTMODE3	Bootmode pin 3	I	Y25
BOOTMODE4	Bootmode pin 4	I	V6
BOOTMODE5	Bootmode pin 5	I	V5
BOOTMODE6	Bootmode pin 6	I	AB27
BOOTMODE7 ⁽¹⁾	Bootmode pin 7	I	AB24

(1) These signals must be connected to VSS through a separate external pull resistor to ensure these balls are held to a valid logic low level.

4.3.33.1.2 MCU Domain

NOTE

MCU_BOOTMODE pins are latched on the rising edge of MCU_PORz_OUT.

Table 4-118. Sysboot Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_BOOTMODE00	Bootmode pin 00	I	E27
MCU_BOOTMODE01	Bootmode pin 01	I	E24
MCU_BOOTMODE02	Bootmode pin 02	I	E28
MCU_BOOTMODE03	Bootmode pin 03	I	F26
MCU_BOOTMODE04	Bootmode pin 04	I	F25
MCU_BOOTMODE05	Bootmode pin 05	I	F28
MCU_BOOTMODE06	Bootmode pin 06	I	H29
MCU_BOOTMODE07	Bootmode pin 07	I	J27
MCU_BOOTMODE08	Bootmode pin 08	I	G29
MCU_BOOTMODE09	Bootmode pin 09	I	H28

4.3.33.2 Clock

4.3.33.2.1 MAIN Domain

Table 4-119. Clock1 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
OSC1_XI	High frequency oscillator input	I	P29
OSC1_XO	High frequency oscillator output	O	P27

4.3.33.2 WKUP Domain

Table 4-120. Clock0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
WKUP_LFOSC0_XI	Low frequency (32.768 KHz) oscillator input	I	N28
WKUP_LFOSC0_XO	Low frequency (32.768 KHz) oscillator output	O	N26
WKUP_OSC0_XI	High frequency oscillator input	I	M29
WKUP_OSC0_XO	High frequency oscillator output	O	M27

4.3.33.3 System

4.3.33.3.1 MAIN Domain

Table 4-121. System0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
AUDIO_EXT_REFCLK0	External clock routed to ATL or MCASP as one of the selectable input clock sources, or as a output clock output for ATL or MCASP	IO	AD22
AUDIO_EXT_REFCLK1	External clock routed to ATL or MCASP as one of the selectable input clock sources, or as a output clock output for ATL or MCASP	IO	AE20
AUDIO_EXT_REFCLK2	External clock routed to ATL or MCASP as one of the selectable input clock sources, or as a output clock output for ATL or MCASP	IO	W26
AUDIO_EXT_REFCLK3	External clock routed to ATL or MCASP as one of the selectable input clock sources, or as a output clock output for ATL or MCASP	IO	W25
EXTINTn	External Interrupt	I	AC18
EXT_REFCLK1	External clock input to MAIN domain, routed to Timer clock muxes as one of the selectable input clock sources for Timer/WDT modules, or as reference clock to MAIN_PLL2 (PER1 PLL)	I	U3
OBSCLK0	Observation clock output for test and debug purposes only	O	V5
OBSCLK1	Observation clock output for test and debug purposes only	O	AB24
OBSCLK2	Observation clock output for test and debug purposes only	O	AD21
PORz_OUT	MAIN domain POR status output	O	U1
RESETSTATz	MAIN domain warm reset status output	O	T6
SOC_SAFETY_ERRORn	Error signal output from MAIN domain ESM	IO	U4
SYNC0_OUT	CPTS Time Stamp Generator Bit 0	O	U2
SYNC1_OUT	CPTS Time Stamp Generator Bit 1	O	U3
SYNC2_OUT	CPTS Time Stamp Generator Bit 2	O	V28
SYNC3_OUT	CPTS Time Stamp Generator Bit 3	O	V29
SYSCLKOUT0	SYSCLK0 output from MAIN PLL controller (divided by 6) for test and debug purposes only	O	V6
VMON_ER_VSYS	Voltage Monitor for System supply, requires External Resistor divider	A	M26
VMON_IR_VEXT	Voltage Monitor for External 1.8V supply, uses Internal Resistor divider	A	V19

4.3.33.3.2 WKUP Domain

Table 4-122. System0 Signal Descriptions

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
MCU_CLKOUT0	Reference clock output for Ethernet PHYs (50MHz or 25MHz)	OZ	H27
MCU_EXT_REFCLK0	External system clock input	I	H26
MCU_OBSCLK0	Observation clock output for test and debug purposes only	O	H27
MCU_PORz	MCU Domain cold reset	I	H23
MCU_PORz_OUT	MCU Domain POR status output	O	B28
MCU_RESETSTATz	MCU Domain warm reset status output	O	C27
MCU_RESETz	MCU Domain warm reset	I	D28
MCU_SAFETY_ERRORn	Error signal output from MCU Domain ESM	IO	D27
MCU_SYSCLKOUT0	MCU Domain system clock output for test and debug purposes only	O	H26
PORz	MAIN Domain cold reset	I	J24
RESET_REQz	MAIN Domain external warm reset request input	I	C28
PMIC_POWER_EN1	Power enable output for MAIN Domain supplies	O	G23

4.3.33.4 EFUSE

Table 4-123. EFUSE Signal Description

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
VPP_CORE	Programming voltage for MAIN Domain efuses	PWR	AB11
VPP_MCU	Programming voltage for MCU Domain efuses	PWR	F17

(1) This signal is valid only for High-Security devices. For more details, see [Section 5.8, VPP Specification for One-Time Programmable \(OTP\) eFUSES](#). For General-Purpose devices do not connect any signal, test point, or board trace to this signal.

4.3.34 Power Supply

Table 4-124. Power Supply Signal Description

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
CAP_VDDSO ⁽¹⁾	External capacitor connection for	CAP	U7
CAP_VDDSO_MCU ⁽¹⁾	External capacitor connection for	CAP	K23
CAP_VDDSO1 ⁽¹⁾	External capacitor connection for	CAP	AB21
CAP_VDDSO1_MCU ⁽¹⁾	External capacitor connection for	CAP	J18
CAP_VDDSO2 ⁽¹⁾	External capacitor connection for	CAP	Y18
CAP_VDDSO2_MCU ⁽¹⁾	External capacitor connection for	CAP	J19
CAP_VDDSO3 ⁽¹⁾	External capacitor connection for	CAP	W21
CAP_VDDSO4 ⁽¹⁾	External capacitor connection for	CAP	AA22
CAP_VDDSO5 ⁽¹⁾	External capacitor connection for	CAP	R22
CAP_VDDSO6 ⁽¹⁾	External capacitor connection for	CAP	V22
VDDAR_CORE	MAIN domain RAM supply	PWR	L14, V13, V16, W19
VDDAR_CPU	CPU RAM supply	PWR	L11, W12
VDDAR_MCU	MCUSS RAM supply	PWR	K19, T19
VDDA_0P8_CSIRX	CSIRX analog supply low	PWR	H17
VDDA_0P8_DP	Displayport SERDES analog supply low	PWR	G12, J12
VDDA_0P8_DP_C	Displayport SERDES clock supply	PWR	G14, H13

Table 4-124. Power Supply Signal Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
VDDA_0P8_DSITX	DSITX clock supply	PWR	H15
VDDA_0P8_DSITX_C	DSITX clock supply	PWR	J16
VDDA_0P8_UFS	UFS analog supply low	PWR	AB9
VDDA_0P8_USB	USB0-1 0.8 V analog supply	PWR	AA10
VDDA_0P8_SERDES0_1	SERDES0-1 analog supply low	PWR	AA15, Y14, Y16
VDDA_0P8_SERDES2_3	SERDES2-3 analog supply low	PWR	AA12, Y11, Y13
VDDA_0P8_SERDES_C0_1	SERDES0-1 clock supply	PWR	AB14, AB15
VDDA_0P8_SERDES_C2_3	SERDES2-3 clock supply	PWR	AB12, AB13
VDDA_1P8_CSIRX	CSIRX analog supply high	PWR	G16
VDDA_1P8_DP	Displayport SERDES analog supply high	PWR	H11
VDDA_1P8_DSITX	DSITX analog supply high	PWR	J14
VDDA_1P8_UFS	UFS analog supply high	PWR	AC8
VDDA_1P8_USB	USB0-1 1.8 V analog supply	PWR	AC9
VDDA_1P8_SERDES0_1	SERDES0-1 analog supply high	PWR	AC14, AC15
VDDA_1P8_SERDES2_3	SERDES2-3 analog supply high	PWR	AC11, AC12
VDDA_3P3_USB	USB0-1 3.3 V analog supply	PWR	AB10
VDDA_ADC0	ADC analog supply	TBD	N22
VDDA_ADC1	ADC analog supply	TBD	M23
VDDA_0P8_PLL_DDR	DDR PLL analog supply	PWR	N9
VDDA_MCU_PLLGRP0	Analog supply for MCU PLL Group 0	PWR	G18
VDDA_MCU_TEMP	Analog supply for temperature sensor 0 in MCU domain	PWR	P21
VDDA_1P8_MLB	MLB IO supply (6-pin interface)	PWR	W7
VDDA_PLLGRP0	Analog supply for MAIN PLL Group 0	PWR	Y20
VDDA_PLLGRP1	Analog supply for MAIN PLL Group 1	PWR	W17
VDDA_PLLGRP2	Analog supply for MAIN PLL Group 2	PWR	M17
VDDA_PLLGRP3	Analog supply for MAIN PLL Group 3	PWR	L12
VDDA_PLLGRP4	Analog supply for MAIN PLL Group 4	PWR	R11
VDDA_PLLGRP5	Analog supply for MAIN PLL Group 5 (DDR)	PWR	P9
VDDA_PLLGRP6	Analog supply for MAIN PLL Group 6	PWR	W18
VDDA_0P8_PLL_MLB	MLB PLL analog supply	PWR	W8
VDDA_POR_WKUP	WKUP domain analog supply	PWR	P22
VDDA_TEMP0_1	Analog supply for temperature sensor 0	TBD	W15
VDDA_TEMP2_3	Analog supply for temperature sensor 2	TBD	H9
VDDA_WKUP	Oscillator supply for WKUP domain	PWR	H22
VDDSHV0	IO supply for MAIN domain general	PWR	U8, V7
VDDSHV0_MCU	IO supply MCUSS general IO group, and MCU and MAIN domain warm reset pins	PWR	L22, M22
VDDSHV1	IO supply for MAIN domain IO group 1	PWR	AA19, AA20, AC19, AC20
VDDSHV1_MCU	IO supply for MCUSS IO group 1	PWR	H19, H21, J20
VDDSHV2	IO supply for MAIN domain IO group 2	PWR	AA17, AB16, AB18, AC17
VDDSHV2_MCU	IO supply for MCUSS IO group 2	PWR	J22, K21
VDDSHV3	IO supply for MAIN domain IO group 3	PWR	V21, W22
VDDSHV4	IO supply for MAIN domain IO group 4	PWR	AA21, Y22
VDDSHV5	IO supply for MAIN domain IO group 5	PWR	T20, T22
VDDSHV6	IO supply for MAIN domain IO group 6	PWR	U20, U22

ADVANCE INFORMATION

Table 4-124. Power Supply Signal Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
VDDS_DDR	DDR interface power supply	PWR	A1, G8, J8, K7, L8, M7, N8, P7, R8, T1
VDDS_DDR_BIAS	Bias supply for LPDDR4	PWR	H7, J6, R6, T7
VDDS_DDR_C	IO power for DDR Memory Clock Bit (MCB) macro	PWR	M9
VDDS_MMC0	MMC0 IO supply	PWR	AA8, AB7, Y7
VDDS_OSC1	HFOSC1 supply	PWR	R21
VDD_CORE	MAIN domain core supply	PWR	J10, K11, K13, K15, K17, K9, L10, L16, L18, M15, N14, N16, N18, P13, P15, P17, R14, R16, R18, R20, T15, T17, T9, U14, U16, U18, V15, V17, V20, W14
VDD_CPU	CPU core supply	PWR	N10, P11, R10, R12, U10, V11, V9, W10
VDDA_0P8_DLL_MMC0	MMC0 DLL analog supply	PWR	Y9
VDD_MCU	MCUSS core supply	PWR	L20, M19, M21, N20, P19

Table 4-124. Power Supply Signal Description (continued)

SIGNAL NAME [1]	DESCRIPTION [2]	PIN TYPE [3]	BALL [4]
VSS	Ground	GND	AA13, AC10, AC13, AD11, AD14, AD17, AE10, AE12, AE15, AE16, AE19, AE7, AF20, AF25, AF5, AG4, AG7, AH2, AH20, AH5, AJ4, AJ7, B3, B6, C1, C5, D2, D4, E1, E5, F4, G1, G7, H4, H6, K1, K4, L3, M1, M28, M4, M6, N27, N29, N3, P1, P28, P4, R3, U5 A10, A13, A16, A19, A22, A7, AA11, AA14, AA16, AA18, AA7, AA9, AB17, AB19, AB20, AB22, AB8, AC16, AF11, AF14, AF17, AF8, AG10, AG13, AG16, AG19, AH11, AH14, AH17, AH8, AJ10, AJ13, AJ16, AJ19, B12, B15, B18, B21, B9, C11, C14, C17, C20, C8, D10, D13, D16, D19, D7, E12, E15, E9, F14, F8, G11, G13, G15, G17, H10, H12, H14, H16, H18, H20, H8, J11, J13, J15, J17, J21, J23, J7, J9, K10, K12, K14, K16, K18, K20, K22, K8, L13, L15, L17, L19, L21, L23, L7, L9, M10, M14, M16, M18, M20, M8, N15, N17, N19, N21, N7, P10, P12, P14, P16, P18, P20, P8, R13, R15, R17, R19, R7, R9, T10, T14, T16, T18, T21, T8, U15, U17, U19, U21, U9, V10, V12, V14, V18, V8, W11, W13, W16, W20, W9, Y10, Y12, Y15, Y17, Y19, Y21, Y8

ADVANCE INFORMATION

(1) This pin must always be connected via a 1-μF capacitor to VSS.

4.4 Pin Multiplexing

NOTE

Many device pins support multiple signal functions. Some signal functions are selected via a single layer of multiplexers associated with pins. Other signal functions are selected via two or more layers of multiplexers, where one layer is associated with the pins and other layers are associated with peripheral logic functions.

[Table 4-125](#), *Pin Multiplexing* only describes signal multiplexing at the pins. For more information, related to signal multiplexing at the pins, see *Pad Configuration Registers* section in *Device Configuration* chapter in the device TRM. Refer to the respective peripheral chapter in the device TRM for information associated with peripheral signal multiplexing.

NOTE

When a pad is set into a pin multiplexing mode which is not defined, that pad's behavior is undefined. This should be avoided.

NOTE

[Table 4-125](#), *Pin Multiplexing* does not include SerDes signal functions. For more information, refer to the Serializer/Deserializer (SerDes) chapter in the device TRM.

NOTE

The PRU_ICSSG contains a second layer of multiplexing to enable additional functionality on the PRU GPO and GPI signals. This internal wrapper multiplexing is described in the PRU_ICSSG chapter in the device TRM.

NOTE

[Table 4-125](#), *Pin Multiplexing* does not include DPHY_TX signal functions. For more information, refer to the Shared D-PHY Transmitter (DPHY_TX) chapter in the device TRM.

For more information on the I/O cell configurations, see *Pad Configuration Registers* section in *Device Configuration* chapter in the device TRM.

Table 4-125. Pin Multiplexing

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14
0x00001	PADCONFIG165	AD1	MLB0_MLB SP								GPIO1_30							
0x00001	PADCONFIG167	AC3	MLB0_MLB DP								GPIO1_32							

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14
0x00001C03C	PADCONFIG15	AD24	PRG1_PRU0_GPO14	PRG1_PRU0_GPI14	PRG1_RGMII1_TD3	PRG1_PWM0_A1	RGMI11_TD3		MCAN5_RX	GPI00_15		RGMI17_TA3	VOUT0_DA_TA19	VPFE0_DA_TA3	MCASP7_A_XR1			
0x00001C040	PADCONFIG16	AC24	PRG1_PRU0_GPO15	PRG1_PRU0_GPI15	PRG1_RGMII1_TX_CTL	PRG1_PWM0_B1	RGMI11_TX_CTL		MCAN6_TX	GPI00_16		RGMI17_TX_CTL	VOUT0_DA_TA20	VPFE0_DA_TA4	MCASP7_A_XR2	MCASP7_A_CLKR		
0x00001C044	PADCONFIG17	AE24	PRG1_PRU0_GPO16	PRG1_PRU0_GPI16	PRG1_RGMII1_TXC	PRG1_PWM0_A2	RGMI11_TXC		MCAN6_RX	GPI00_17		RGMI17_TXC	VOUT0_DA_TA21	VPFE0_DA_TA5	MCASP7_A_XR3	MCASP7_A_FSR		
0x00001C048	PADCONFIG19	AJ21	PRG1_PRU0_GPO17	PRG1_PRU0_GPI17	PRG1_IEP0_EDC_SYN_C_OUT1	PRG1_PWM0_B2		RMII5_TXD1	MCAN5_TX	GPI00_18				VPFE0_DA_TA6	MCASP3_A_XR3			
0x00001C04C	PADCONFIG20	AE21	PRG1_PRU0_GPO18	PRG1_PRU0_GPI18	PRG1_IEP0_EDC_LAT_CH_IN0	PRG1_PWM0_TZ_IN		RMII5_RX_ER	MCAN5_RX	GPI00_19				VPFE0_DA_TA7	MCASP4_A_CLKX			
0x00001C050	PADCONFIG21	AH21	PRG1_PRU0_GPO19	PRG1_PRU0_GPI19	PRG1_IEP0_EDC_SYN_C_OUT0	PRG1_PWM0_TZ_OUT		RMII5_TXD0	MCAN6_TX	GPI00_20			VOUT0_EX_TPCLKIN	VPFE0_PC_LK	MCASP4_A_FSX			
0x00001C054	PADCONFIG22	AE22	PRG1_PRU1_GPO0	PRG1_PRU1_GPI0	PRG1_RGMII2_RD0		RGMI2_RD0	RMII2_RXD0		GPI00_21	RGMI18_RD0		VOUT0_DA_TA0	VPFE0_HD	MCASP8_A_CLKX			
0x00001C058	PADCONFIG23	AG23	PRG1_PRU1_GPO1	PRG1_PRU1_GPI1	PRG1_RGMII2_RD1		RGMI2_RD1	RMII2_RXD1		GPI00_22	RGMI18_RD1		VOUT0_DA_TA1	VPFE0_FIE_LD	MCASP8_A_FSX			
0x00001C05C	PADCONFIG24	AF23	PRG1_PRU1_GPO2	PRG1_PRU1_GPI2	PRG1_RGMII2_RD2	PRG1_PWM2_A2	RGMI2_RD2	RMII2_CRS_DV		GPI00_23	RGMI18_RD2		VOUT0_DA_TA2	VPFE0_VD	MCASP8_A_XR0	MCASP3_A_CLKR		
0x00001C060	PADCONFIG25	AD23	PRG1_PRU1_GPO3	PRG1_PRU1_GPI3	PRG1_RGMII2_RD3		RGMI2_RD3	RMII2_RX_ER		GPI00_24	RGMI18_RD3	EQEP1_A	VOUT0_DA_TA3	VPFE0_WE_N	MCASP8_A_XR1	MCASP3_A_FSR	TIMER_IO2	
0x00001C064	PADCONFIG26	AH24	PRG1_PRU1_GPO4	PRG1_PRU1_GPI4	PRG1_RGMII2_RX_CTL	PRG1_PWM2_B2	RGMI2_RX_CTL	RMII2_TXD0		GPI00_25	RGMI18_RX_CTL	EQEP1_B	VOUT0_DA_TA4	VPFE0_DA_TA13	MCASP8_A_XR2	MCASP8_A_CLKR	TIMER_IO3	
0x00001C068	PADCONFIG27	AG21	PRG1_PRU1_GPO5	PRG1_PRU1_GPI5				RMII5_TX_EN	MCAN6_RX	GPI00_26	GPMC0_W_Pn	EQEP1_S	VOUT0_DA_TA5		MCASP4_A_XR0		TIMER_IO4	
0x00001C06C	PADCONFIG28	AE23	PRG1_PRU1_GPO6	PRG1_PRU1_GPI6	PRG1_RGMII2_RXC		RGMI2_RXC	RMII2_TXD1		GPI00_27	RGMI18_RXC		VOUT0_DA_TA6	VPFE0_DA_TA14	MCASP8_A_XR3	MCASP8_A_FSR	TIMER_IO5	
0x00001C070	PADCONFIG29	AC21	PRG1_PRU1_GPO7	PRG1_PRU1_GPI7	PRG1_IEP1_EDC_LAT_CH_IN1			SPI6_CS0	RMII6_RX_ER	MCAN7_TX	GPI00_28		VOUT0_DA_TA7	VPFE0_DA_TA15	MCASP4_A_XR1		UART3_TXD	
0x00001C074	PADCONFIG30	Y23	PRG1_PRU1_GPO8	PRG1_PRU1_GPI8		PRG1_PWM2_TZ_OUT		RMII6_RXD0	MCAN7_RX	GPI00_29	GPMC0_C_Sn1		VOUT0_DA_TA8		MCASP4_A_XR2		UART3_RXD	
0x00001C078	PADCONFIG31	AF21	PRG1_PRU1_GPO9	PRG1_PRU1_GPI9	PRG1_UART0_RXD			SPI6_CS3	RMII6_RXD1	MCAN8_TX	GPI00_30	GPMC0_C_Sn0	PRG1_IEP0_EDIO_DATA_IN_OUT30	VOUT0_DA_TA9		MCASP4_A_XR3		
0x00001C080	PADCONFIG32	AB23	PRG1_PRU1_GPO10	PRG1_PRU1_GPI10	PRG1_UART0_TXD	PRG1_PWM2_TZ_IN		RMII6_CRS_DV	MCAN8_RX	GPI00_31	GPMC0_CLKOUT	PRG1_IEP0_EDIO_DATA_IN_OUT31	VOUT0_DA_TA10	GPMC0_FCLK_MUX	MCASP5_A_CLKX			
0x00001C084	PADCONFIG33	AJ25	PRG1_PRU1_GPO11	PRG1_PRU1_GPI11	PRG1_RGMII2_TD0		RGMI2_TD0	RMII2_TX_EN		GPI00_32	RGMI18_TD0	EQEP1_I	VOUT0_DA_TA11		MCASP9_A_CLKX			
0x00001C088	PADCONFIG34	AH25	PRG1_PRU1_GPO12	PRG1_PRU1_GPI12	PRG1_RGMII2_TD1	PRG1_PWM1_A0	RGMI2_TD1		MCAN7_TX	GPI00_33	RGMI18_TD1		VOUT0_DA_TA12		MCASP9_A_FSX			

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14
0x00001C08C	PADCONFIG35	AG25	PRG1_PRU1_GPO13	PRG1_PRU1_GPI13	PRG1_RGMII2_TD2	PRG1_PWM1_B0	RGMII2_TD2		MCAN7_RX	GPI00_34	RGMII8_TD2		VOUT0_DATA13	VPFE0_DATA8	MCASP9_AXR0	MCASP4_ACLKR		
0x00001C090	PADCONFIG36	AH26	PRG1_PRU1_GPO14	PRG1_PRU1_GPI14	PRG1_RGMII2_TD3	PRG1_PWM1_A1	RGMII2_TD3		MCAN8_TX	GPI00_35	RGMII8_TD3		VOUT0_DATA14		MCASP9_AXR1	MCASP4_AFSR		
0x00001C094	PADCONFIG37	AJ27	PRG1_PRU1_GPO15	PRG1_PRU1_GPI15	PRG1_RGMII2_TX_CTL	PRG1_PWM1_B1	RGMII2_TX_CTL		MCAN8_RX	GPI00_36	RGMII8_TX_CTL		VOUT0_DATA15	VPFE0_DATA9	MCASP9_AXR2	MCASP9_ACLKR		
0x00001C098	PADCONFIG38	AJ26	PRG1_PRU1_GPO16	PRG1_PRU1_GPI16	PRG1_RGMII2_TXC	PRG1_PWM1_A2	RGMII2_TXC			GPI00_37	RGMII8_TXC	VOUT0_VP2_HSYNC	VOUT0_HSYNC		MCASP9_AXR3	MCASP9_AFSR	VOUT0_VP0_HSYNC	
0x00001C09C	PADCONFIG39	AC22	PRG1_PRU1_GPO17	PRG1_PRU1_GPI17	PRG1_IEP1_EDC_SYNC_OUT1	PRG1_PWM1_B2	SPI6_CLK	RMII6_TX_EN	PRG1_ECA_P0_SYNC_OUT	GPI00_38		VOUT0_VP2_DE	VOUT0_DE	VPFE0_DATA10	MCASP5_AFSX		VOUT0_VP0_DE	BOOTMODE1
0x00001C0A0	PADCONFIG40	AJ22	PRG1_PRU1_GPO18	PRG1_PRU1_GPI18	PRG1_IEP1_EDC_LAT_CH_IN0	PRG1_PWM1_TZ_IN	SPI6_D0	RMII6_TXD0	PRG1_ECA_P0_SYNC_IN	GPI00_39		VOUT0_VP2_VSYNC	VOUT0_VSYNC		MCASP5_AXR0		VOUT0_VP0_VSYNC	
0x00001C0A4	PADCONFIG41	AH22	PRG1_PRU1_GPO19	PRG1_PRU1_GPI19	PRG1_IEP1_EDC_SYNC_OUT0	PRG1_PWM1_TZ_OUT	SPI6_D1	RMII6_TXD1	PRG1_ECA_P0_IN_APWM_OUT	GPI00_40			VOUT0_PCLK		MCASP5_AXR1			
0x00001C0A8	PADCONFIG42	AD19	PRG1_MDI0_MDIO	SPI1_CS2	I2C4_SCL					GPI00_41			DSS_FSYN C1	VPFE0_DATA11	MCASP5_AXR2	MCASP5_ACLKR	UART3_CT Sn	
0x00001C0AC	PADCONFIG43	AD18	PRG1_MDI0_MDC	SPI1_CS3	I2C4_SDA			RMII_REF_CLK		GPI00_42				VPFE0_DATA12	MCASP5_AXR3	MCASP5_AFSR	UART3_RT Sn	
0x00001C0B0	PADCONFIG44	AF28	PRG0_PRU0_GPO0	PRG0_PRU0_GPI0	PRG0_RGMII1_RD0	PRG0_PWM3_A0	RGMII3_RD0	RMII3_RXD0		GPI00_43					MCASP0_AXR0			
0x00001C0B4	PADCONFIG45	AE28	PRG0_PRU0_GPO1	PRG0_PRU0_GPI1	PRG0_RGMII1_RD1	PRG0_PWM3_B0	RGMII3_RD1	RMII3_RXD0		GPI00_44					MCASP0_AXR1			
0x00001C0B8	PADCONFIG46	AE27	PRG0_PRU0_GPO2	PRG0_PRU0_GPI2	PRG0_RGMII1_RD2	PRG0_PWM2_A0	RGMII3_RD2	RMII3_CRS_DV		GPI00_45	UART3_RXD				MCASP0_ACLKR			
0x00001C0BC	PADCONFIG47	AD26	PRG0_PRU0_GPO3	PRG0_PRU0_GPI3	PRG0_RGMII1_RD3	PRG0_PWM3_A2	RGMII3_RD3	RMII3_RX_ER		GPI00_46	UART3_TXD				MCASP0_AFSR			
0x00001C0C0	PADCONFIG48	AD25	PRG0_PRU0_GPO4	PRG0_PRU0_GPI4	PRG0_RGMII1_RX_CTL	PRG0_PWM2_B0	RGMII3_RX_CTL	RMII3_TXD1		GPI00_47					MCASP0_AXR2			
0x00001C0C4	PADCONFIG49	AC29	PRG0_PRU0_GPO5	PRG0_PRU0_GPI5		PRG0_PWM3_B2		RMII3_TXD0		GPI00_48	GPMC0_AD0				MCASP0_AXR3			BOOTMODE2
0x00001C0C8	PADCONFIG50	AE26	PRG0_PRU0_GPO6	PRG0_PRU0_GPI6	PRG0_RGMII1_RXC	PRG0_PWM3_A1	RGMII3_RXC	RMII3_TX_EN		GPI00_49					MCASP0_AXR4			
0x00001C0CC	PADCONFIG51	AC28	PRG0_PRU0_GPO7	PRG0_PRU0_GPI7	PRG0_IEP0_EDC_LAT_CH_IN1	PRG0_PWM3_B1	PRG0_ECA_P0_SYNC_IN		MCAN9_TX	GPI00_50	GPMC0_AD1				MCASP0_AXR5			
0x00001C0D0	PADCONFIG52	AC27	PRG0_PRU0_GPO8	PRG0_PRU0_GPI8		PRG0_PWM2_A1			MCAN9_RX	GPI00_51	GPMC0_AD2				MCASP0_AXR6		UART6_RXD	
0x00001C0D4	PADCONFIG53	AB26	PRG0_PRU0_GPO9	PRG0_PRU0_GPI9	PRG0_UART0_CTSn	PRG0_PWM3_TZ_IN	SPI3_CS1	PRG0_IEP0_EDIO_DATA_IN_OUT28	MCAN10_TX	GPI00_52	GPMC0_AD3				MCASP0_ACLKX		UART6_TXD	
0x00001C0D8	PADCONFIG54	AB25	PRG0_PRU0_GPO10	PRG0_PRU0_GPI10	PRG0_UART0_RTsn	PRG0_PWM2_B1	SPI3_CS2	PRG0_IEP0_EDIO_DATA_IN_OUT29	MCAN10_RX	GPI00_53	GPMC0_AD4				MCASP0_AFSX			

ADVANCE INFORMATION

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap		
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14	
0x00001C0DC	PADCONFIG55	AJ28	PRG0_PRU0_GPO11	PRG0_PRU0_GPI11	PRG0_RGMII1_TD0	PRG0_PWM3_TZ_OUT	RGMI3_TD0					GPI00_54		CLKOUT			MCASP0_AXR7		
0x00001CE0	PADCONFIG56	AH27	PRG0_PRU0_GPO12	PRG0_PRU0_GPI12	PRG0_RGMII1_TD1	PRG0_PWM0_A0	RGMI3_TD1					GPI00_55			DSS_FSYNC0		MCASP0_AXR8		
0x00001CE4	PADCONFIG57	AH29	PRG0_PRU0_GPO13	PRG0_PRU0_GPI13	PRG0_RGMII1_TD2	PRG0_PWM0_B0	RGMI3_TD2					GPI00_56			DSS_FSYNC2		MCASP0_AXR9		
0x00001CE8	PADCONFIG58	AG28	PRG0_PRU0_GPO14	PRG0_PRU0_GPI14	PRG0_RGMII1_TD3	PRG0_PWM0_A1	RGMI3_TD3					GPI00_57	UART4_RXD				MCASP0_AXR10		
0x00001CEC	PADCONFIG59	AG27	PRG0_PRU0_GPO15	PRG0_PRU0_GPI15	PRG0_RGMII1_TX_CTL	PRG0_PWM0_B1	RGMI3_TX_CTL					GPI00_58	UART4_TXD		DSS_FSYNC3		MCASP0_AXR11		
0x00001CF0	PADCONFIG60	AH28	PRG0_PRU0_GPO16	PRG0_PRU0_GPI16	PRG0_RGMII1_TXC	PRG0_PWM0_A2	RGMI3_TXC					GPI00_59			DSS_FSYNC1		MCASP0_AXR12		
0x00001CF4	PADCONFIG61	AB24	PRG0_PRU0_GPO17	PRG0_PRU0_GPI17	PRG0_IEP0_EDC_SYNC_OUT1	PRG0_PWM0_B2	PRG0_ECAP0_SYNC_OUT					GPI00_60	GPMC0_A D5	OBSCCLK1			MCASP0_AXR13		BOOTMODE7
0x00001CF8	PADCONFIG62	AB29	PRG0_PRU0_GPO18	PRG0_PRU0_GPI18	PRG0_IEP0_EDC_LAT_CH_IN0	PRG0_PWM0_TZ_IN	PRG0_ECAP0_IN_A PWM_OUT					GPI00_61	GPMC0_A D6				MCASP0_AXR14		
0x00001CFc	PADCONFIG63	AB28	PRG0_PRU0_GPO19	PRG0_PRU0_GPI19	PRG0_IEP0_EDC_SYNC_OUT0	PRG0_PWM0_TZ_OUT						GPI00_62	GPMC0_A D7				MCASP0_AXR15		
0x00001C100	PADCONFIG64	AE29	PRG0_PRU1_GPO0	PRG0_PRU1_GPI0	PRG0_RGMII2_RD0		RGMI4_RD0	RMII4_RXD0				GPI00_63	UART4_CT Sn				MCASP1_AXR0		UART5_RXD
0x00001C104	PADCONFIG65	AD28	PRG0_PRU1_GPO1	PRG0_PRU1_GPI1	PRG0_RGMII2_RD1		RGMI4_RD1	RMII4_RXD1				GPI00_64	UART4_RT Sn				MCASP1_AXR1		UART5_TXD
0x00001C108	PADCONFIG66	AD27	PRG0_PRU1_GPO2	PRG0_PRU1_GPI2	PRG0_RGMII2_RD2	PRG0_PWM2_A2	RGMI4_RD2	RMII4_CRSDV				GPI00_65	GPMC0_A23				MCASP1_ACLKR	MCASP1_AXR10	
0x00001C10C	PADCONFIG67	AC25	PRG0_PRU1_GPO3	PRG0_PRU1_GPI3	PRG0_RGMII2_RD3		RGMI4_RD3	RMII4_RX_ER				GPI00_66					MCASP1_AFSR	MCASP1_AXR11	
0x00001C110	PADCONFIG68	AD29	PRG0_PRU1_GPO4	PRG0_PRU1_GPI4	PRG0_RGMII2_RX_CTL	PRG0_PWM2_B2	RGMI4_RX_CTL	RMII4_TXD1				GPI00_67	GPMC0_A24				MCASP1_AXR2		
0x00001C114	PADCONFIG69	AB27	PRG0_PRU1_GPO5	PRG0_PRU1_GPI5								GPI00_68	GPMC0_A D8				MCASP1_ACLKX		BOOTMODE6
0x00001C118	PADCONFIG70	AC26	PRG0_PRU1_GPO6	PRG0_PRU1_GPI6	PRG0_RGMII2_RXC		RGMI4_RXC	RMII4_TXD0				GPI00_69	GPMC0_A25				MCASP1_AXR3		
0x00001C11C	PADCONFIG71	AA24	PRG0_PRU1_GPO7	PRG0_PRU1_GPI7	PRG0_IEP1_EDC_LAT_CH_IN1			SPI3_CS0		MCAN11_TX		GPI00_70	GPMC0_A D9				MCASP1_AXR4		UART2_TXD
0x00001C120	PADCONFIG72	AA28	PRG0_PRU1_GPO8	PRG0_PRU1_GPI8		PRG0_PWM2_TZ_OUT				MCAN11_RX		GPI00_71	GPMC0_A D10				MCASP1_AFSX		
0x00001C124	PADCONFIG73	Y24	PRG0_PRU1_GPO9	PRG0_PRU1_GPI9	PRG0_UART0_RXD			SPI3_CS3			PRG0_IEP0_EDIO_DATA_IN_OUT30	GPI00_72	GPMC0_A D11		DSS_FSYNC3		MCASP1_AXR5		UART8_RXD

ADVANCE INFORMATION

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap		
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14	
0x00001C128	PADCONFIG74	AA25	PRG0_PRU1_GPO10	PRG0_PRU1_GPI10	PRG0_UART0_TXD	PRG0_PWM2_TZ_IN				PRG0_IEP0_EDIO_DATA_IN_OUT31	GPI00_73	GPMC0_A D12	CLKOUT			MCASP1_A XR6		UART8_TX D	
0x00001C12C	PADCONFIG75	AG26	PRG0_PRU1_GPO11	PRG0_PRU1_GPI11	PRG0_RGMII2_TD0		RGMII4_TD0	RMI4_TX_EN			GPI00_74	GPMC0_A26				MCASP1_A XR7			
0x00001C130	PADCONFIG76	AF27	PRG0_PRU1_GPO12	PRG0_PRU1_GPI12	PRG0_RGMII2_TD1	PRG0_PWM1_A0	RGMII4_TD1				GPI00_75					MCASP1_A XR8		UART8_CT Sn	
0x00001C134	PADCONFIG77	AF26	PRG0_PRU1_GPO13	PRG0_PRU1_GPI13	PRG0_RGMII2_TD2	PRG0_PWM1_B0	RGMII4_TD2				GPI00_76					MCASP1_A XR9		UART8_RT Sn	
0x00001C138	PADCONFIG78	AE25	PRG0_PRU1_GPO14	PRG0_PRU1_GPI14	PRG0_RGMII2_TD3	PRG0_PWM1_A1	RGMII4_TD3				GPI00_77					MCASP2_A XR0		UART2_CT Sn	
0x00001C13C	PADCONFIG79	AF29	PRG0_PRU1_GPO15	PRG0_PRU1_GPI15	PRG0_RGMII2_TX_CTL	PRG0_PWM1_B1	RGMII4_TX_CTL				GPI00_78					MCASP2_A XR1		UART2_RT Sn	
0x00001C140	PADCONFIG80	AG29	PRG0_PRU1_GPO16	PRG0_PRU1_GPI16	PRG0_RGMII2_TXC	PRG0_PWM1_A2	RGMII4_TXC				GPI00_79					MCASP2_A XR2			
0x00001C144	PADCONFIG81	Y25	PRG0_PRU1_GPO17	PRG0_PRU1_GPI17	PRG0_IEP1_EDC_SYN_C_OUT1	PRG0_PWM1_B2	SPI3_CLK				GPI00_80	GPMC0_A D13				MCASP2_A XR3			BOOTMODE3
0x00001C148	PADCONFIG82	AA26	PRG0_PRU1_GPO18	PRG0_PRU1_GPI18	PRG0_IEP1_EDC_LAT_CH_IN0	PRG0_PWM1_TZ_IN	SPI3_D0		MCAN12_TX	GPI00_81	GPMC0_A D14					MCASP2_A FSX		UART2_RX D	
0x00001C14C	PADCONFIG83	AA29	PRG0_PRU1_GPO19	PRG0_PRU1_GPI19	PRG0_IEP1_EDC_SYN_C_OUT0	PRG0_PWM1_TZ_OUT	SPI3_D1		MCAN12_RX	GPI00_82	GPMC0_A D15					MCASP2_A CLKX			
0x00001C150	PADCONFIG84	Y26	PRG0_MDI00_MDIO		I2C5_SCL				MCAN13_TX	GPI00_83	GPMC0_A27		DSS_FSYN C0		MCASP2_A FSR	MCASP2_A XR4			
0x00001C154	PADCONFIG85	AA27	PRG0_MDI00_MDC		I2C5_SDA				MCAN13_RX	GPI00_84	GPMC0_A0		DSS_FSYN C2		MCASP2_A CLKR	MCASP2_A XR5			
0x00001C158	PADCONFIG86	U23	RGMII5_TX_CTL	RMII7_CRSDV	I2C2_SCL		VOUT1_DATA0	TRC_CLK	EHRPWM0_SYNCI	GPI00_85	GPMC0_A1				MCASP10_ACLKX				
0x00001C15C	PADCONFIG87	U26	RGMII5_RX_CTL	RMII7_RX_ER	I2C2_SDA		VOUT1_DATA1	TRC_CTL	EHRPWM0_SYNCO	GPI00_86	GPMC0_A2				MCASP10_AFSX				
0x00001C160	PADCONFIG88	V28	RGMII5_TD3	UART3_RXD		SYNC2_OUT	VOUT1_DATA2	TRC_DATA0	EHRPWM_TZn_IN0	GPI00_87	GPMC0_A3				MCASP10_AXR0				
0x00001C164	PADCONFIG89	V29	RGMII5_TD2	UART3_TXD		SYNC3_OUT	VOUT1_DATA3	TRC_DATA1	EHRPWM0_A	GPI00_88	GPMC0_A4				MCASP10_AXR1				
0x00001C168	PADCONFIG90	V27	RGMII5_TD1	RMII7_TXD1	I2C3_SCL		VOUT1_DATA4	TRC_DATA2	EHRPWM0_B	GPI00_89	GPMC0_A5				MCASP11_ACLKX				
0x00001C16C	PADCONFIG91	U28	RGMII5_TD0	RMII7_TXD0	I2C3_SDA		VOUT1_DATA5	TRC_DATA3	EHRPWM1_A	GPI00_90	GPMC0_A6				MCASP11_AFSX				
0x00001C170	PADCONFIG92	U29	RGMII5_TXC	RMII7_TX_EN	I2C6_SCL		VOUT1_DATA6	TRC_DATA4	EHRPWM1_B	GPI00_91	GPMC0_A7				MCASP10_AXR2				
0x00001C174	PADCONFIG93	U25	RGMII5_RXC		I2C6_SDA		VOUT1_DATA7	TRC_DATA5	EHRPWM_TZn_IN1	GPI00_92	GPMC0_A8				MCASP10_AXR3			EHRPWM_SOC	
0x00001C178	PADCONFIG94	U27	RGMII5_RD3	UART3_CT Sn		UART6_RX D	VOUT1_DATA8	TRC_DATA6	EHRPWM2_A	GPI00_93	GPMC0_A9				MCASP11_AXR0				

ADVANCE INFORMATION

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14
0x00001C17C	PADCONFIG95	U24	RGMII5_RD2	UART3_RT_Sn		UART6_TXD	VOUT1_DATA9	TRC_DATA7	EHRPWM2_B	GPIOD_94	GPMC0_A10					MCASP11_AXR1		
0x00001C180	PADCONFIG96	R23	RGMII5_RD1	RMII7_RXD1		UART6_CT_Sn	VOUT1_DATA10	TRC_DATA8	EHRPWM_TZn_IN2	GPIOD_95	GPMC0_A11					MCASP11_AXR2		EHRPWM_SOCB
0x00001C184	PADCONFIG97	T23	RGMII5_RD0	RMII7_RXD0		UART6_RT_Sn	VOUT1_DATA11	TRC_DATA9		GPIOD_96	GPMC0_A12					MCASP11_AXR3		
0x00001C188	PADCONFIG98	Y28	RGMII6_TX_CTL	RMII8_CRS_DV			VOUT1_DATA12	TRC_DATA10		GPIOD_97	GPMC0_A13					MCASP10_ACLKR		
0x00001C18C	PADCONFIG99	V23	RGMII6_RX_CTL	RMII8_RX_ER			VOUT1_DATA13	TRC_DATA11	EHRPWM3_A	GPIOD_98	GPMC0_A14					MCASP10_AFSR		
0x00001C190	PADCONFIG100	W23	RGMII6_TD3	UART4_RXD		SPI5_CS3	VOUT1_DATA14	TRC_DATA12	EHRPWM3_B	GPIOD_99	GPMC0_A15					MCASP11_ACLKR		
0x00001C194	PADCONFIG101	W28	RGMII6_TD2	UART4_TXD		SPI5_CS2	VOUT1_DATA15	TRC_DATA13	EHRPWM3_SYNCI	GPIOD_100	GPMC0_A16					MCASP11_AFSR		
0x00001C198	PADCONFIG102	V25	RGMII6_TD1	RMII8_TXD1		SPI5_D0	VOUT1_VSYN	TRC_DATA14	EHRPWM3_SYNCO	GPIOD_101	GPMC0_A17	VOUT1_VP0_VSYN				MCASP10_AXR4		
0x00001C19C	PADCONFIG103	W27	RGMII6_TD0	RMII8_TXD0		SPI5_CS0	VOUT1_HSYN	TRC_DATA15	EHRPWM_TZn_IN3	GPIOD_102	GPMC0_A18	VOUT1_VP0_HSYN				MCASP10_AXR5		
0x00001CA0	PADCONFIG104	W29	RGMII6_TXC	RMII8_TX_EN		SPI5_CLK	VOUT1_PCLK	TRC_DATA16	EHRPWM4_A	GPIOD_103	GPMC0_A19					MCASP10_AXR6		
0x00001CA4	PADCONFIG105	W26	RGMII6_RXC			AUDIO_EX_T_REFCLK2	VOUT1_DE	TRC_DATA17	EHRPWM4_B	GPIOD_104	GPMC0_A20	VOUT1_VP0_DE				MCASP10_AXR7		
0x00001CA8	PADCONFIG106	Y29	RGMII6_RD3	UART4_CT_Sn		UART5_RXD	CLKOUT	TRC_DATA18	EHRPWM_TZn_IN4	GPIOD_105	GPMC0_A21					MCASP11_AXR4		
0x00001CAC	PADCONFIG107	Y27	RGMII6_RD2	UART4_RT_Sn		UART5_TXD		TRC_DATA19	EHRPWM5_A	GPIOD_106	GPMC0_A22					MCASP11_AXR5		
0x00001CB0	PADCONFIG108	W24	RGMII6_RD1	RMII8_RXD1		SPI5_D1	VOUT1_EXTPCLKIN	TRC_DATA20	EHRPWM5_B	GPIOD_107	GPMC0_BE1n					MCASP11_AXR6		
0x00001CB4	PADCONFIG109	W25	RGMII6_RD0	RMII8_RXD0		SPI5_CS1	AUDIO_EX_T_REFCLK3	TRC_DATA21	EHRPWM_TZn_IN5	GPIOD_108	GPMC0_DIR					MCASP11_AXR7		
0x00001CB8	PADCONFIG110	V26	MDIO0_MDIO					TRC_DATA22		GPIOD_109	GPMC0_WAIT3							
0x00001CBC	PADCONFIG111	V24	MDIO0_MDIO					TRC_DATA23		GPIOD_110	GPMC0_WAIT2							
0x00001CC0	PADCONFIG112	AA2	SPI0_CS0	UART0_RT_Sn						GPIOD_111								
0x00001CC4	PADCONFIG113	Y4	SPI0_CS1	CPTS0_TS_COMP	I2C3_SCL			DP0_HPD	PRG1_IEP0_EDIO_OU_TVALID	GPIOD_112								
0x00001CC8	PADCONFIG114	AA1	SPI0_CLK	UART1_CT_Sn	I2C2_SCL					GPIOD_113								
0x00001CCC	PADCONFIG115	AB5	SPI0_D0	UART1_RT_Sn	I2C2_SDA					GPIOD_114								
0x00001CD0	PADCONFIG116	AA3	SPI0_D1		I2C6_SCL					GPIOD_115								

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14
0x00001C1D4	PADCONFIG117	Y3	SPI1_CS0	UART0_CTSn		UART5_RXD				PRG0_IEP0_EDIO_OUTVALID	GPIO0_116	PRG0_IEP0_EDC_LATCH_IN0						
0x00001C1D8	PADCONFIG118	W4	SPI1_CS1	CPTS0_TS_SYNC	I2C3_SDA	UART5_TXD					GPIO0_117							
0x00001C1DC	PADCONFIG119	Y1	SPI1_CLK	UART5_CTSn	I2C4_SDA	UART2_RXD					GPIO0_118	PRG0_IEP0_EDC_SYNC_OUT0						
0x00001C1E0	PADCONFIG120	Y5	SPI1_D0	UART5_RTSn	I2C4_SCL	UART2_TXD					GPIO0_119	PRG0_IEP1_EDC_LATCH_IN0						
0x00001C1E4	PADCONFIG121	Y2	SPI1_D1		I2C6_SDA						GPIO0_120	PRG0_IEP1_EDC_SYNC_OUT0						
0x00001C1E8	PADCONFIG122	AB2	UART0_RXD				SPI2_CS1				GPIO0_121							
0x00001C1EC	PADCONFIG123	AB3	UART0_TXD				SPI2_CS2		SPI7_CS1		GPIO0_122							
0x00001C1F0	PADCONFIG124	AC2	UART0_CTSn	TIMER_IO6	SPI0_CS2	MCAN2_RX	SPI2_CS0	EQEP0_A			GPIO0_123							
0x00001C1F4	PADCONFIG125	AB1	UART0_RTSn	TIMER_IO7	SPI0_CS3	MCAN2_TX	SPI2_CLK	EQEP0_B			GPIO0_124							
0x00001C1F8	PADCONFIG126	AA4	UART1_RXD						SPI7_CS2		GPIO0_125							
0x00001C1FC	PADCONFIG127	AB4	UART1_TXD					I3C0_SDAPULLEN	SPI7_CS3		GPIO0_126							
0x00001C200	PADCONFIG128	AC4	UART1_CTSn	MCAN3_RX			SPI2_D0	EQEP0_S			GPIO0_127							
0x00001C204	PADCONFIG129	AD5	UART1_RTSn	MCAN3_TX			SPI2_D1	EQEP0_I			GPIO1_0							
0x00001C208	PADCONFIG130	W5	MCAN0_RX				I2C2_SCL				GPIO1_1							
0x00001C20C	PADCONFIG131	W6	MCAN0_TX				I2C2_SDA				GPIO1_2							
0x00001C210	PADCONFIG132	W3	MCAN1_RX	UART6_CTSn	UART9_RXD	USB0_DRVVBUS	USB1_DRVVBUS				GPIO1_3							
0x00001C214	PADCONFIG133	V4	MCAN1_TX	UART6_RTSn	UART9_TXD	USB0_DRVVBUS	USB1_DRVVBUS				GPIO1_4							
0x00001C218	PADCONFIG134	W2	I3C0_SCL	MMC2_SD_CD	UART9_CTSn	MCAN2_RX	I2C6_SCL	DP0_HPD	PCIE0_CLKREQn		GPIO1_5	UART6_RXD						
0x00001C21C	PADCONFIG135	W1	I3C0_SDA	MMC2_SD_WP	UART9_RTSn	MCAN2_TX	I2C6_SDA		PCIE1_CLKREQn		GPIO1_6	UART6_TXD						
0x00001C220	PADCONFIG136	AC5	I2C0_SCL								GPIO1_7							
0x00001C224	PADCONFIG137	AA5	I2C0_SDA								GPIO1_8							
0x00001C228	PADCONFIG138	Y6	I2C1_SCL	CPTS0_HW1TSPUSH							GPIO1_9							

ADVANCE INFORMATION

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14
0x00001C2 2C	PADCONFIG139	AA6	I2C1_SDA	CPTS0_HW 2TSPUSH							GPIO1_10							
0x00001C2 30	PADCONFIG140	U2	ECAP0_IN_ APWM_OUT	SYNC0_OUT	CPTS0_RF T_CLK		SPI2_CS3	I3C0_SDAP ULLEN	SPI7_CS0	GPIO1_11								
0x00001C2 34	PADCONFIG141	U3	EXT_REFC LK1	SYNC1_OUT					SPI7_CLK	GPIO1_12								
0x00001C2 38	PADCONFIG142	V6	TIMER_IO0	ECAP1_IN_ APWM_OUT	SYSCLKOU T0				SPI7_D0	GPIO1_13								BOOTMOD E4
0x00001C2 3C	PADCONFIG143	V5	TIMER_IO1	ECAP2_IN_ APWM_OUT	OBSCLK0				SPI7_D1	GPIO1_14								BOOTMOD E5
0x00001C2 40	PADCONFIG144	R26	MMC1_DA T3	UART7_RX D						GPIO1_15								
0x00001C2 44	PADCONFIG145	R25	MMC1_DA T2	UART7_TX D						GPIO1_16								
0x00001C2 48	PADCONFIG146	P24	MMC1_DA T1	UART7_CT Sn	ECAP0_IN_ APWM_OUT	TIMER_IO0		UART4_RX D		GPIO1_17								
0x00001C2 4C	PADCONFIG147	R24	MMC1_DA T0	UART7_RT Sn	ECAP1_IN_ APWM_OUT	TIMER_IO1		UART4_TX D		GPIO1_18								
0x00001C2 50	PADCONFIG148	P25	MMC1_CLK	UART8_RX D			I2C4_SCL			GPIO1_19								
0x00001C2 54	PADCONFIG149	R29	MMC1_CM D	UART8_TX D			I2C4_SDA			GPIO1_20								
0x00001C2 58	PADCONFIG150	P23	MMC1_SD CD	UART8_CT Sn	UART0_DC Dn	TIMER_IO2		EQEP2_I	PCIE2_CLK REQn	GPIO1_21	PRG0_IEP0 EDC_LAT CH_IN1							
0x00001C2 5C	PADCONFIG151	R28	MMC1_SD WP	UART8_RT Sn	UART0_DS Rn	TIMER_IO3	ECAP2_IN_ APWM_OUT	EQEP2_S	PCIE3_CLK REQn	GPIO1_22	PRG0_IEP0 EDC_SYN C_OUT1							
0x00001C2 60	PADCONFIG152	T28	MMC2_DA T3	UART9_RX D	CPTS0_HW 1TSPUSH		I2C5_SCL			GPIO1_23								
0x00001C2 64	PADCONFIG153	T29	MMC2_DA T2	UART9_TX D	CPTS0_HW 2TSPUSH		I2C5_SDA			GPIO1_24								
0x00001C2 68	PADCONFIG154	T27	MMC2_DA T1	UART9_CT Sn	UART0_DT Rn	TIMER_IO4	UART6_RX D	EQEP2_A		GPIO1_25	PRG0_IEP1 EDC_LAT CH_IN1							
0x00001C2 6C	PADCONFIG155	T24	MMC2_DA T0	UART9_RT Sn	UART0_Rin	TIMER_IO5	UART6_TX D	EQEP2_B		GPIO1_26	PRG0_IEP1 EDC_SYN C_OUT1							
0x00001C2 70	PADCONFIG156	T26	MMC2_CLK	USB0_DRV VBUS	USB1_DRV VBUS	TIMER_IO6	I2C3_SCL	UART3_RX D		GPIO1_27								
0x00001C2 74	PADCONFIG157	T25	MMC2_CM D	USB0_DRV VBUS	USB1_DRV VBUS	TIMER_IO7	I2C3_SDA	UART3_TX D		GPIO1_28								
0x00001C2 78	PADCONFIG158	T6	RESETSTA Tz															

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14
0x00001C27C	PADCONFIG159	U1	PORz_OUT															
0x00001C280	PADCONFIG160	U4	SOC_SAFETY_ERRORn															
0x00001C284	PADCONFIG161	V1	TDI															
0x00001C288	PADCONFIG162	V3	TDO															
0x00001C28C	PADCONFIG163	V2	TMS															
0x00430C000	WKUP_PADCONFIG0	E20	MCU_OSPI0_CLK	MCU_HYP ERBUS0_C K							WKUP_GPI O0_16							
0x00430C004	WKUP_PADCONFIG1	C21	MCU_OSPI0_LBCLKO	MCU_HYP ERBUS0_C Kn							WKUP_GPI O0_17							
0x00430C008	WKUP_PADCONFIG2	D21	MCU_OSPI0_DQS	MCU_HYP ERBUS0_R WDS							WKUP_GPI O0_18							
0x00430C00C	WKUP_PADCONFIG3	D20	MCU_OSPI0_D0	MCU_HYP ERBUS0_D Q0							WKUP_GPI O0_19							
0x00430C010	WKUP_PADCONFIG4	G19	MCU_OSPI0_D1	MCU_HYP ERBUS0_D Q1							WKUP_GPI O0_20							
0x00430C014	WKUP_PADCONFIG5	G20	MCU_OSPI0_D2	MCU_HYP ERBUS0_D Q2							WKUP_GPI O0_21							
0x00430C018	WKUP_PADCONFIG6	F20	MCU_OSPI0_D3	MCU_HYP ERBUS0_D Q3							WKUP_GPI O0_22							
0x00430C01C	WKUP_PADCONFIG7	F21	MCU_OSPI0_D4	MCU_HYP ERBUS0_D Q4							WKUP_GPI O0_23							
0x00430C020	WKUP_PADCONFIG8	E21	MCU_OSPI0_D5	MCU_HYP ERBUS0_D Q5							WKUP_GPI O0_24							
0x00430C024	WKUP_PADCONFIG9	B22	MCU_OSPI0_D6	MCU_HYP ERBUS0_D Q6							WKUP_GPI O0_25							
0x00430C028	WKUP_PADCONFIG10	G21	MCU_OSPI0_D7	MCU_HYP ERBUS0_D Q7							WKUP_GPI O0_26							
0x00430C02C	WKUP_PADCONFIG11	F19	MCU_OSPI0_CSn0	MCU_HYP ERBUS0_C Sn0							WKUP_GPI O0_27							
0x00430C030	WKUP_PADCONFIG12	E19	MCU_OSPI0_CSn1	MCU_HYP ERBUS0_R ESEn							WKUP_GPI O0_28							

ADVANCE INFORMATION

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap		
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14	
0x00430C034	WKUP_PADCONF1G13	F22	MCU_OSPI1_CLK									WKUP_GPIO0_29							
0x00430C038	WKUP_PADCONF1G14	A23	MCU_OSPI1_LBCLKO	MCU_OSPI0_CSn2	MCU_HYP ERBUS0_R ESETO _n					MCU_OSPI0_RESE _T _OUT0		WKUP_GPIO0_30							
0x00430C03C	WKUP_PADCONF1G15	B23	MCU_OSPI1_DQS	MCU_OSPI0_CSn3	MCU_HYP ERBUS0_I NT _n					MCU_OSPI0_ECC_FAI L		WKUP_GPIO0_31							
0x00430C040	WKUP_PADCONF1G16	D22	MCU_OSPI1_D0									WKUP_GPIO0_32							
0x00430C044	WKUP_PADCONF1G17	G22	MCU_OSPI1_D1				MCU_UAR T0_RXD	MCU_SPI1_CS1				WKUP_GPIO0_33							
0x00430C048	WKUP_PADCONF1G18	D23	MCU_OSPI1_D2				MCU_UAR T0_TXD	MCU_SPI1_CS2				WKUP_GPIO0_34							
0x00430C04C	WKUP_PADCONF1G19	C23	MCU_OSPI1_D3				MCU_UAR T0_CTS _n	MCU_SPI0_CS1				WKUP_GPIO0_35							
0x00430C050	WKUP_PADCONF1G20	C22	MCU_OSPI1_CS _{n0}									WKUP_GPIO0_36							
0x00430C054	WKUP_PADCONF1G21	E22	MCU_OSPI1_CS _{n1}	MCU_HYP ERBUS0_WP _n	MCU_TIME R_IO0	MCU_HYP ERBUS0_C S _{n1}	MCU_UAR T0_RTS _n	MCU_SPI0_CS2	MCU_OSPI0_RESE _T _OUT1			WKUP_GPIO0_37							
0x00430C058	WKUP_PADCONF1G22	B27	MCU_RGMI I1_TX_CTL	MCU_RMII1_CRS_DV								WKUP_GPIO0_38							
0x00430C05C	WKUP_PADCONF1G23	C25	MCU_RGMI I1_RX_CTL	MCU_RMII1_RX_ER								WKUP_GPIO0_39							
0x00430C060	WKUP_PADCONF1G24	A28	MCU_RGMI I1_TD3	MCU_TIME R_IO2		MCU_ADC_EXT_TRIG GER0						WKUP_GPIO0_40							
0x00430C064	WKUP_PADCONF1G25	A27	MCU_RGMI I1_TD2	MCU_TIME R_IO3		MCU_ADC_EXT_TRIG GER1						WKUP_GPIO0_41							
0x00430C068	WKUP_PADCONF1G26	A26	MCU_RGMI I1_TD1	MCU_RMII1_TXD1								WKUP_GPIO0_42							
0x00430C06C	WKUP_PADCONF1G27	B25	MCU_RGMI I1_TD0	MCU_RMII1_TXD0								WKUP_GPIO0_43							
0x00430C070	WKUP_PADCONF1G28	B26	MCU_RGMI I1_TXC	MCU_RMII1_TX_EN								WKUP_GPIO0_44							
0x00430C074	WKUP_PADCONF1G29	C24	MCU_RGMI I1_RXC	MCU_RMII1_REF_CLK								WKUP_GPIO0_45							
0x00430C078	WKUP_PADCONF1G30	A25	MCU_RGMI I1_RD3	MCU_TIME R_IO4								WKUP_GPIO0_46							
0x00430C07C	WKUP_PADCONF1G31	D24	MCU_RGMI I1_RD2	MCU_TIME R_IO5								WKUP_GPIO0_47							
0x00430C080	WKUP_PADCONF1G32	A24	MCU_RGMI I1_RD1	MCU_RMII1_RXD1								WKUP_GPIO0_48							
0x00430C084	WKUP_PADCONF1G33	B24	MCU_RGMI I1_RD0	MCU_RMII1_RXD0								WKUP_GPIO0_49							

ADVANCE INFORMATION

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap		
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14	
0x00430C088	WKUP_PADCONF1G34	E23	MCU_MDIO0_MDIO								WKUP_GPI00_50								
0x00430C08C	WKUP_PADCONF1G35	F23	MCU_MDIO0_MDC								WKUP_GPI00_51								
0x00430C090	WKUP_PADCONF1G36	E27	MCU_SPI0_CLK								WKUP_GPI00_52								MCU_BOOTMODE0
0x00430C094	WKUP_PADCONF1G37	E24	MCU_SPI0_D0								WKUP_GPI00_53								MCU_BOOTMODE01
0x00430C098	WKUP_PADCONF1G38	E28	MCU_SPI0_D1					MCU_TIMER_IO0			WKUP_GPI00_54								MCU_BOOTMODE02
0x00430C09C	WKUP_PADCONF1G39	E25	MCU_SPI0_CS0					MCU_TIMER_IO1			WKUP_GPI00_55								
0x00430C0A0	WKUP_PADCONF1G40	J29	WKUP_UART0_RXD								WKUP_GPI00_56								
0x00430C0A4	WKUP_PADCONF1G41	J28	WKUP_UART0_TXD								WKUP_GPI00_57								
0x00430C0A8	WKUP_PADCONF1G42	D29	MCU_MCAN0_TX								WKUP_GPI00_58								
0x00430C0AC	WKUP_PADCONF1G43	C29	MCU_MCAN0_RX								WKUP_GPI00_59								
0x00430C0B0	WKUP_PADCONF1G44	F26	MCU_SPI1_CLK	MCU_SPI1_CLK							WKUP_GPI00_0								MCU_BOOTMODE03
0x00430C0B4	WKUP_PADCONF1G45	F25	MCU_SPI1_D0	MCU_SPI1_D0							WKUP_GPI00_1								MCU_BOOTMODE04
0x00430C0B8	WKUP_PADCONF1G46	F28	MCU_SPI1_D1	MCU_SPI1_D1							WKUP_GPI00_2								MCU_BOOTMODE05
0x00430C0BC	WKUP_PADCONF1G47	F27	MCU_SPI1_CS0	MCU_SPI1_CS0							WKUP_GPI00_3								
0x00430C0C0	WKUP_PADCONF1G48	G25	MCU_MCAN1_TX	MCU_MCAN1_TX	MCU_SPI0_CS3	MCU_ADC_EXT_TRIGGER0					WKUP_GPI00_4								
0x00430C0C4	WKUP_PADCONF1G49	G24	MCU_MCAN1_RX	MCU_MCAN1_RX	MCU_SPI1_CS3	MCU_ADC_EXT_TRIGGER1					WKUP_GPI00_5								
0x00430C0C8	WKUP_PADCONF1G50	F29	WKUP_UART0_CTSn	WKUP_UART0_CTSn	MCU_CPT_S0_HW1TSPUSH	MCU_I2C1_SCL					WKUP_GPI00_6								
0x00430C0CC	WKUP_PADCONF1G51	G28	WKUP_UART0_RTSn	WKUP_UART0_RTSn	MCU_CPT_S0_HW2TSPUSH	MCU_I2C1_SDA					WKUP_GPI00_7								
0x00430C0D0	WKUP_PADCONF1G52	G27	MCU_I2C1_SCL	MCU_I2C1_SCL	MCU_CPT_S0_TS_SYNC	MCU_I3C1_SCL	MCU_TIMER_IO6				WKUP_GPI00_8								
0x00430C0D4	WKUP_PADCONF1G53	G26	MCU_I2C1_SDA	MCU_I2C1_SDA	MCU_CPT_S0_TS_COMP	MCU_I3C1_SDA	MCU_TIMER_IO7				WKUP_GPI00_9								
0x00430C0D8	WKUP_PADCONF1G54	H26	MCU_EXT_REFCLK0	MCU_EXT_REFCLK0	MCU_UART0_TXD	MCU_ADC_EXT_TRIGGER0	MCU_CPT_S0_RFT_CLK	MCU_SYS_CLKOUT0			WKUP_GPI00_10								

ADVANCE INFORMATION

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14
0x00430C0DC	WKUP_PADCONF1G55	H27	MCU_OBS_CLK0	MCU_OBS_CLK0	MCU_UAR_T0_RXD	MCU_ADC_EXT_TRIGGER1	MCU_TIMER_IO1	MCU_I3C1_SDAPULLEN	MCU_CLK_OUT0	WKUP_GPI00_11								
0x00430CE0	WKUP_PADCONF1G56	G29	MCU_UAR_T0_TXD	MCU_SPI0_CS1						WKUP_GPI00_12								MCU_BOOTMODE08
0x00430CE4	WKUP_PADCONF1G57	H28	MCU_UAR_T0_RXD	MCU_SPI1_CS1						WKUP_GPI00_13								MCU_BOOTMODE09
0x00430CE8	WKUP_PADCONF1G58	H29	MCU_UAR_T0_CTSn	MCU_SPI0_CS2						WKUP_GPI00_14								MCU_BOOTMODE06
0x00430CEC	WKUP_PADCONF1G59	J27	MCU_UAR_T0_RTSn	MCU_SPI1_CS2						WKUP_GPI00_15								MCU_BOOTMODE07
0x00430CF0	WKUP_PADCONF1G60	D26	MCU_I3C0_SCL		MCU_UAR_T0_CTSn		MCU_TIMER_IO8			WKUP_GPI00_60								
0x00430CF4	WKUP_PADCONF1G61	D25	MCU_I3C0_SDA		MCU_UAR_T0_RTSn		MCU_TIMER_IO9			WKUP_GPI00_61								
0x00430CF8	WKUP_PADCONF1G62	J25	WKUP_I2C0_SCL							WKUP_GPI00_62								
0x00430CFC	WKUP_PADCONF1G63	H24	WKUP_I2C0_SDA							WKUP_GPI00_63								
0x00430D00	WKUP_PADCONF1G64	J26	MCU_I2C0_SCL							WKUP_GPI00_64								
0x00430D04	WKUP_PADCONF1G65	H25	MCU_I2C0_SDA							WKUP_GPI00_65								
0x00430D08	WKUP_PADCONF1G66	E26	MCU_I3C0_SDAPULLEN							WKUP_GPI00_66								
0x00430D0C	WKUP_PADCONF1G67	G23	PMIC_POWER_EN1					MCU_I3C1_SDAPULLEN		WKUP_GPI00_67								
0x00430D10	WKUP_PADCONF1G68	D27	MCU_SAFETY_ERRORn															
0x00430D14	WKUP_PADCONF1G69	D28	MCU_RES_ETz															
0x00430D18	WKUP_PADCONF1G70	C27	MCU_RES_ETSTATz															
0x00430D1C	WKUP_PADCONF1G71	B28	MCU_PORz_OUT															
0x00430D20	WKUP_PADCONF1G72	E29	TCK															
0x00430D24	WKUP_PADCONF1G73	F24	TRSTn															
0x00430D28	WKUP_PADCONF1G74	C26	EMU0															
0x00430D2C	WKUP_PADCONF1G75	B29	EMU1															
0x00430D30	WKUP_PADCONF1G76	K25	MCU_ADC0_AIN0															

ADVANCE INFORMATION

Table 4-125. Pin Multiplexing (continued)

ADDRESS	REGISTER NAME	BALL NUMBER	MUXMODE[14:0] SETTINGS														Bootstrap	
			0	1	2	3	4	5	6	7	8	9	10	11	12	13		14
0x00430C134	WKUP_PADCONFI G77	K26	MCU_ADC 0_AIN1															
0x00430C138	WKUP_PADCONFI G78	K28	MCU_ADC 0_AIN2															
0x00430C13C	WKUP_PADCONFI G79	L28	MCU_ADC 0_AIN3															
0x00430C140	WKUP_PADCONFI G80	K24	MCU_ADC 0_AIN4															
0x00430C144	WKUP_PADCONFI G81	K27	MCU_ADC 0_AIN5															
0x00430C148	WKUP_PADCONFI G82	K29	MCU_ADC 0_AIN6															
0x00430C14C	WKUP_PADCONFI G83	L29	MCU_ADC 0_AIN7															
0x00430C150	WKUP_PADCONFI G84	N23	MCU_ADC 1_AIN0															
0x00430C154	WKUP_PADCONFI G85	M25	MCU_ADC 1_AIN1															
0x00430C158	WKUP_PADCONFI G86	L24	MCU_ADC 1_AIN2															
0x00430C15C	WKUP_PADCONFI G87	L26	MCU_ADC 1_AIN3															
0x00430C160	WKUP_PADCONFI G88	N24	MCU_ADC 1_AIN4															
0x00430C164	WKUP_PADCONFI G89	M24	MCU_ADC 1_AIN5															
0x00430C168	WKUP_PADCONFI G90	L25	MCU_ADC 1_AIN6															
0x00430C16C	WKUP_PADCONFI G91	L27	MCU_ADC 1_AIN7															
0x00430C170	WKUP_PADCONFI G92	C28	RESET_RE Qz															
0x00430C174	WKUP_PADCONFI G93	J24	PORz															

ADVANCE INFORMATION

4.5 Connections for Unused Pins

This section describes the Unused/Reserved balls connection requirements.

NOTE

All power balls must be supplied with the voltages specified in [Section 5.4, Recommended Operating Conditions](#), unless otherwise specified in [Section 4.3, Signal Descriptions](#).

Table 4-126. Unused Balls Specific Connection Requirements

BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
M29	wkup_osc0_xi	Each of these balls must be connected to VSS through a separate external pull resistor to ensure these balls are held to a valid logic low level if unused.
P29	osc1_xi	
N28	wkup_lfosc0_xi	
F24	trstn	
K25	mcu_adc0_ain0	
K26	mcu_adc0_ain1	
K28	mcu_adc0_ain2	
L28	mcu_adc0_ain3	
K24	mcu_adc0_ain4	
K27	mcu_adc0_ain5	
K29	mcu_adc0_ain6	
L29	mcu_adc0_ain7	
N23	mcu_adc1_ain0	
M25	mcu_adc1_ain1	
L24	mcu_adc1_ain2	
L26	mcu_adc1_ain3	
N24	mcu_adc1_ain4	
M24	mcu_adc1_ain5	
L25	mcu_adc1_ain6	
L27	mcu_adc1_ain7	
B2	ddr0_dqs0p	
E3	ddr0_dqs1p	
M3	ddr0_dqs2p	
R2	ddr0_dqs3p	

Table 4-126. Unused Balls Specific Connection Requirements (continued)

BALL NUMBER	BALL NAME	CONNECTION REQUIREMENTS
D28	mcu_resetz	Each of these balls must be connected to the corresponding power supply through a separate external pull resistor to ensure these balls are held to a valid logic high level if unused. ⁽¹⁾
H23	mcu_porz	
J24	porz	
E29	tck	
V2	tms	
J25	wkup_i2c0_scl	
H24	wkup_i2c0_sda	
H25	mcu_i2c0_sda	
J26	mcu_i2c0_scl	
Y6	i2c1_scl	
AA6	i2c1_sda	
AA5	i2c0_sda	
AC5	i2c0_scl	
AC18	extintn	
V1	tdi	
V3	tdo	
B29	emu1	
C26	emu0	
B1	ddr0_dqs0n	
E2	ddr0_dqs1n	
M2	ddr0_dqs2n	
R1	ddr0_dqs3n	
AB11	vpp_core	Each of these balls must be left unconnected if unused.
F17	VPP_MCU	
AE1	mmc0_calpad	

(1) To determine which power supply is associated with any IO refer to [Table 4-1, Pin Attributes](#).

Table 4-127. Reserved Balls Specific Connection Requirements

BALLS	CONNECTION REQUIREMENTS
A29 / AJ1 / U11 / U12 / U13 / T11 / T12 / T13 / M11 / M12 / M13 / N11 / N12 / N13	These balls do not exist on the package.
N25 / AJ29 / P26 / R27 / AD4 / E18 / F18 / G10 / F11 / N6 / L6 / F6 / E6 / G9 / F10 / AA23 / F13	These balls must be left unconnected.

NOTE

All other unused signal balls **without** Pad Configuration Register can be left unconnected.

NOTE

All other unused signal balls **with** a Pad Configuration Register can be left unconnected with their multiplexing mode set to GPIO input and internal pulldown resistor enabled.

Unused balls are defined as those which only connect to a PCB solder pad. This is the only use case where internal pull resistors are allowed as the only source/sink to hold a valid logic level.

Any balls connected to a via, test point, or PCB trace are considered used and must not depend on the internal pull resistor to hold a valid logic level.

Internal pull resistors are weak and may not source enough current to maintain a valid logic level for some operating conditions. This may be the case when connected to components with leakage to the opposite logic level, or when external noise sources couple to signal traces attached to balls which are only pulled to a valid logic level by the internal resistor. Therefore, external pull resistors may be required to hold a valid logic level on balls with external connections.

If balls are allowed to float between valid logic levels, the input buffer may enter a high-current state which could damage the IO cell.

5 Specifications

NOTE

All specifications listed are preliminary and may change during device characterization.

5.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

PARAMETER		MIN	MAX	UNIT
VDD_CORE	MAIN domain core supply	-0.3	1.05	V
VDD_MCU	MCUSS core supply	-0.3	1.05	V
VDD_CPU	CPU core supply	-0.3	1.05	V
VDDA_0P8_DLL_MMC0	MMC0 DLL analog supply	-0.3	1.05	V
VDDAR_CORE	MAIN domain RAM supply	-0.3	1.05	V
VDDAR_MCU	MCUSS RAM supply	-0.3	1.05	V
VDDAR_CPU	CPU RAM supply	-0.3	1.05	V
VDDA_0P8_DP	Displayport SERDES analog supply low	-0.3	1.05	V
VDDA_0P8_DP_C	Displayport SERDES clock supply	-0.3	1.05	V
VDDA_0P8_DSITX	DSITX clock supply	-0.3	1.05	V
VDDA_0P8_DSITX_C	DSITX clock supply	-0.3	1.05	V
VDDA_0P8_CSIRX	CSIRX analog supply low	-0.3	1.05	V
VDDA_0P8_SERDES0_1	SERDES0-1 analog supply low	-0.3	1.05	V
VDDA_0P8_SERDES2_3	SERDES2-3 analog supply low	-0.3	1.05	V
VDDA_0P8_SERDES_C0_1	SERDES0-1 clock supply	-0.3	1.05	V
VDDA_0P8_SERDES_C2_3	SERDES2-3 clock supply	-0.3	1.05	V
VDDA_0P8_USB	USB0-1 0.8 V analog supply	-0.3	1.05	V
VDDA_0P8_UFS	UFS analog supply low	-0.3	1.05	V
VDDA_0P8_PLL_MLB	MLB PLL analog supply	-0.3	1.05	V
VDDA_0P8_PLL_DDR	DDR PLL analog supply	-0.3	1.05	V
VDDA_1P8_USB	USB0-1 1.8 V analog supply	-0.3	2.2	V
VDDA_1P8_UFS	UFS analog supply high	-0.3	2.2	V
VDDA_1P8_DP	Displayport SERDES analog supply high	-0.3	2.2	V
VDDA_1P8_DSITX	DSITX analog supply high	-0.3	2.2	V
VDDA_1P8_CSIRX	CSIRX analog supply high	-0.3	2.2	V
VDDA_1P8_SERDES0_1	SERDES0-1 analog supply high	-0.3	2.2	V
VDDA_1P8_SERDES2_3	SERDES2-3 analog supply high	-0.3	2.2	V
VDDA_3P3_USB	USB0-1 3.3 V analog supply	-0.3	3.8	V
VDDA_MCU_PLLGRP0	Analog supply for MCU PLL Group 0	-0.3	2.2	V
VDDA_PLLGRP0	Analog supply for Main PLL Group 0	-0.3	2.2	V
VDDA_PLLGRP1	Analog supply for Main PLL Group 1	-0.3	2.2	V
VDDA_PLLGRP2	Analog supply for Main PLL Group 2	-0.3	2.2	V
VDDA_PLLGRP3	Analog supply for Main PLL Group 3	-0.3	2.2	V
VDDA_PLLGRP4	Analog supply for Main PLL Group 4	-0.3	2.2	V
VDDA_PLLGRP5	Analog supply for MAIN PLL Group 5 (DDR)	-0.3	2.2	V
VDDA_PLLGRP6	Analog supply for MAIN PLL Group 6	-0.3	2.2	V
VDDA_WKUP	Oscillator supply for WKUP domain	-0.3	2.2	V
VDDA_ADC0	ADC analog supply	-0.3	2.2	V
VDDA_ADC1	ADC analog supply	-0.3	2.2	V
VDDA_MCU_TEMP	Analog supply for temperature sensor 0 in MCU domain	-0.3	2.2	V
VDDA_POR_WKUP	WKUP domain analog supply	-0.3	2.2	V
VDDA_1P8_MLB	MLB IO supply (6-pin interface)	-0.3	2.2	V
VDDA_TEMP_0_1	Analog supply for temperature sensor 0	-0.3	2.2	V
VDDA_TEMP_2_3	Analog supply for temperature sensor 2	-0.3	2.2	V
VDDS_DDR	DDR interface power supply	-0.3	1.2	V
VDDS_DDR_BIAS	Bias supply for LPDDR4	-0.3	1.2	V


Absolute Maximum Ratings (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

PARAMETER		MIN	MAX	UNIT
VDDS_DDR_C	IO power for DDR Memory Clock Bit (MCB) macro	-0.3	1.2	V
VDDS_MMC0	MMC0 IO supply	-0.3	2.2	V
VDDS_OSC1	HFOSC1 supply	-0.3	2.2	V
VDDSHV0_MCU	IO supply MCUSS general IO group, and MCU and MAIN domain warm reset pins	-0.3	3.8	V
VDDSHV0	IO supply for MAIN domain general	-0.3	3.8	V
VDDSHV1_MCU	IO supply for MCUSS IO group 1	-0.3	3.8	V
VDDSHV1	IO supply for MAIN domain IO group 1	-0.3	3.8	V
VDDSHV2_MCU	IO supply for MCUSS IO group 2	-0.3	3.8	V
VDDSHV2	IO supply for MAIN domain IO group 2	-0.3	3.8	V
VDDSHV3	IO supply for MAIN domain IO group 3	-0.3	3.8	V
VDDSHV4	IO supply for MAIN domain IO group 4	-0.3	3.8	V
VDDSHV5	IO supply for MAIN domain IO group 5	-0.3	3.8	V
VDDSHV6	IO supply for MAIN domain IO group 6	-0.3	3.8	V
VMON_IR_VEXT	Voltage Monitor for External 1.8V supply	-0.3	2.2	V
VMON_ER_VSYS	Voltage Monitor for System supply ⁽⁷⁾	-0.3	2.2	V
VPP_CORE	Supply voltage range for CORE EFUSE domain	TBD	TBD	V
VPP_MCU	Supply voltage range for MCU EFUSE domain	TBD	TBD	V
USB0_VBUS	Voltage range for USB VBUS comparator input	TBD	TBD	V
USB1_VBUS	Voltage range for USB VBUS comparator input	TBD	TBD	V
Steady State Max. Voltage at all fail-safe IO pins	I2C0_SCL, I2C0_SDA, I2C1_SCL, I2C1_SDA, NMIIn	-0.3	3.8	V
	DDR_FS_RESETh	TBD	TBD	
Steady State Max. Voltage at all other IO pins ⁽³⁾		-0.3	IO supply voltage + 0.3	V
Transient Overshoot and Undershoot specification at IO pin	20% of IO supply voltage for up to 20% of signal period (see Figure 5-1, IO Transient Voltage Ranges)		0.2 × VDD ⁽⁶⁾	V
Latch-up Performance ⁽⁴⁾	Class II (105°C)	TBD	TBD	mA
	Class II (125°C)	TBD	TBD	mA
T _{STG} ⁽⁵⁾	Storage temperature	-55	+150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Section 5.4, Recommended Operating Conditions](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to their associated VSS or VSSA_x, unless otherwise noted.
- (3) This parameter applies to all IO pins which are not fail-safe and the requirement applies to all values of IO supply voltage. For example, if the voltage applied to a specific IO supply is 0 volts the valid input voltage range for any IO powered by that supply will be -0.3 to +0.3 volts. Special attention should be applied anytime peripheral devices are not powered from the same power sources used to power the respective IO supply. It is important the attached peripheral never sources a voltage outside the valid input voltage range, including power supply ramp-up and ramp-down sequences.
- (4) For current pulse injection:
Pins stressed per JEDEC JESD78D (Class II) and passed with specified I/O pin injection current and clamp voltage of 1.5 times maximum recommended I/O voltage and negative 0.5 times maximum recommended I/O voltage.
For overvoltage performance:
Supplies stressed per JEDEC JESD78D (Class II) and passed specified voltage injection.
- (5) For tape and reel the storage temperature range is [-10°C; +50°C] with a maximum relative humidity of 70%. TI recommends returning to ambient room temperature before usage.
- (6) VDD is the voltage on the corresponding power-supply pin(s) for the IO.
- (7) An external resistor divider is required to create the VMON input value that triggers with V_{TH} = 0.45 when the V_{SYS} level reaches the minimum allowed threshold. A series resistor R2 (VMON_ER_VSYS = V_{SYS} × R1 / (R1 + R2)) of at least 10kΩ is recommended to limit current.

Fail-safe IO terminals are designed such they do not have dependencies on the respective IO power supply voltage. This allows external voltage sources to be connected to these IO terminals when the respective IO power supplies are turned off. The I2C0_SCL, I2C0_SDA, I2C1_SCL, I2C1_SDA, DDR_FS_RESETh, and NMIn are the only fail-safe IO terminals. All other IO terminals are not fail-safe and the voltage applied to them should be limited to the value defined by the Steady State Max. Voltage at all IO pins parameter in [Section 5.1](#).



$$(1) T_{\text{overshoot}} + T_{\text{undershoot}} < 20\% \text{ of } T_{\text{period}}$$

Figure 5-1. IO Transient Voltage Ranges

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 1000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 250

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Power-On-Hour (POH) Limits⁽¹⁾⁽²⁾⁽³⁾

IP	VOLTAGE DOMAIN	VOLTAGE (V) (MAX)	FREQUENCY (MHz) (MAX)	T _j (°C)	POH
All	100%	All	All Supported OPPs	Automotive Profile ⁽⁴⁾	20000

(1) The information in the section below is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

(2) Unless specified in the table above, all voltage domains and operating conditions are supported in the device at the noted temperatures

(3) POH is a functional of voltage, temperature and time. Usage at higher voltages and temperatures will result in a reduction in POH to achieve the same reliability performance. For assessment of alternate use cases, contact your local TI representative.

(4) Automotive profile is defined as 20000 power on hours with junction temperature as follows: 5% @ -40°C, 65% @ 70°C, 20% @ 110°C, 10% @ 125°C.

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

SUPPLY NAME	DESCRIPTION	MIN ⁽¹⁾	NOM	MAX ⁽¹⁾	UNIT
VDD_CORE	Main domain core supply	0.77	0.8	0.84	V
VDD_MCU	MCUSS core supply	0.77	0.8	0.89	V
VDD_CPU	CPU core supply	0.77	0.8 ⁽⁵⁾	0.84	V
VDDA_0P8_DLL_MMC0	MMC PLL analog supply	0.77	0.8	0.84	V
VDDAR_CORE	Main domain RAM supply	0.82	0.85	0.89	V
VDDAR_MCU	MCUSS RAM supply	0.82	0.85	0.89	V
VDDAR_CPU	CPU RAM supply	0.82	0.85	0.89	V
VDDA_0P8_DP	Displayport SERDES clock supply	0.76	0.8	0.84	V
VDDA_0P8_DP_C	Displayport SERDES clock supply	0.76	0.8	0.84	V

Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

SUPPLY NAME	DESCRIPTION	MIN ⁽¹⁾	NOM	MAX ⁽¹⁾	UNIT	
VDDA_0P8_DSITX	DSITX clock supply	0.76	0.8	0.84	V	
VDDA_0P8_DSITX_C	DSITX clock supply	0.76	0.8	0.84	V	
VDDA_0P8_CSIRX	CSIRX analog supply low	0.76	0.8	0.84	V	
VDDA_0P8_SERDES0_1	SERDES0-1 analog supply low	0.76	0.8	0.84	V	
VDDA_0P8_SERDES2_3	SERDES2-3 analog supply low	0.76	0.8	0.84	V	
VDDA_0P8_SERDES_C0_1	SERDES0-1 clock supply	0.76	0.8	0.84	V	
VDDA_0P8_SERDES_C2_3	SERDES2-3 clock supply	0.76	0.8	0.84	V	
VDDA_0P8_USB	USB0-1 0.8v analog supply	0.76	0.8	0.84	V	
VDDA_0P8_UFS	UFS analog supply low	0.76	0.8	0.84	V	
VDDA_1P8_USB	USB0-1 1.8v analog supply	1.71	1.8	1.89	V	
VDDA_1P8_UFS	UFS analog supply high	1.71	1.8	1.89	V	
VDDA_1P8_DP	Displayport SERDES analog supply high	1.71	1.8	1.89	V	
VDDA_1P8_DSITX	DSITX analog supply high	1.71	1.8	1.89	V	
VDDA_1P8_CSIRX	CSIRX analog supply high	1.71	1.8	1.89	V	
VDDA_1P8_SERDES0_1	SERDES0-1 analog supply high	1.71	1.8	1.89	V	
VDDA_1P8_SERDES2_3	SERDES2-3 analog supply high	1.71	1.8	1.89	V	
VDDA_3P3_USB	USB0-1 3.3v analog supply	3.14	3.3	3.46	V	
VDDA_MCU_PLLGRP0	Analog supply for MCU PLL Group 0	1.71	1.8	1.89	V	
VDDA_PLLGRP0	Analog supply for Main PLL Group 0	1.71	1.8	1.89	V	
VDDA_PLLGRP1	Analog supply for MAIN PLL Group 1	1.71	1.8	1.89	V	
VDDA_PLLGRP2	Analog supply for MAIN PLL Group 2	1.71	1.8	1.89	V	
VDDA_PLLGRP3	Analog supply for MAIN PLL Group 3	1.71	1.8	1.89	V	
VDDA_PLLGRP4	Analog supply for MAIN PLL Group 4	1.71	1.8	1.89	V	
VDDA_PLLGRP5	Analog supply for MAIN PLL Group 5 (DDR)	1.71	1.8	1.89	V	
VDDA_PLLGRP6	Analog supply for MAIN PLL Group 6	1.71	1.8	1.89	V	
VDDA_0P8_PLL_MLB	MLB PLL analog supply	0.76	0.8	0.84	V	
VDDA_WKUP	Oscillator supply for wkup domain	1.71	1.8	1.89	V	
VDDA_ADC0	ADC analog supply	1.71	1.8	1.89	V	
VDDA_ADC1	ADC analog supply	1.71	1.8	1.89	V	
VDDA_0P8_PLL_DDR	DDR PLL analog supply	0.76	0.8	0.84	V	
VDDA_MCU_TEMP	Analog supply for temperature sensor 0 in MCU domain	1.71	1.8	1.89	V	
VDDA_POR_WKUP	WKUP domain analog supply	1.71	1.8	1.89	V	
VDDA_1P8_MLB	MLB IO supply (6-pin interface)	1.71	1.8	1.89	V	
VDDA_TEMP0_1	Analog supply for temperature sensor 0	1.71	1.8	1.89	V	
VDDA_TEMP2_3	Analog supply for temperature sensor 2	1.71	1.8	1.89	V	
VDDS_DDR ⁽³⁾	DDR interface power supply	1.05	1.1	1.15	V	
VDDS_DDR_BIAS	Bias supply for LPDDR4x	1.05	1.1	1.15	V	
VDDS_DDR_C	IO power for DDR Memory Clock Bit (MCB) macro	1.05	1.1	1.15	V	
VDDS_MMC0	MMC0 IO supply	1.71	1.8	1.89	V	
VDDS_OSC1	HFOSC1 supply	1.71	1.8	1.89	V	
VDDSHV0	IO supply for main domain general	1.8-V operation	1.71	1.8	1.89	V
		3.3-V operation	3.14	3.3	3.46	V
VDDSHV0_MCU	IO supply MCUSS general IO group, and MCU and Main domain warm reset pins	1.8-V operation	1.71	1.8	1.89	V
		3.3-V operation	3.14	3.3	3.46	V
VDDSHV1	IO supply for main domain IO group 1	1.8-V operation	1.71	1.8	1.89	V
		3.3-V operation	3.14	3.3	3.46	V

Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

SUPPLY NAME	DESCRIPTION		MIN ⁽¹⁾	NOM	MAX ⁽¹⁾	UNIT
VDDSHV1_MCU	IO supply for MCUSS IO group 1	1.8-V operation	1.71	1.8	1.89	V
		3.3-V operation	3.14	3.3	3.46	V
VDDSHV2	IO supply for main domain IO group 2	1.8-V operation	1.71	1.8	1.89	V
		3.3-V operation	3.14	3.3	3.46	V
VDDSHV2_MCU	IO supply for MCUSS IO group 2	1.8-V operation	1.71	1.8	1.89	V
		3.3-V operation	3.14	3.3	3.46	V
VDDSHV3	IO supply for main domain IO group 3	1.8-V operation	1.71	1.8	1.89	V
		3.3-V operation	3.14	3.3	3.46	V
VDDSHV4	IO supply for main domain IO group 4	1.8-V operation	1.71	1.8	1.89	V
		3.3-V operation	3.14	3.3	3.46	V
VDDSHV5	IO supply for main domain IO group 5	1.8-V operation	1.71	1.8	1.89	V
		3.3-V operation	3.14	3.3	3.46	V
VDDSHV6	IO supply for main domain IO group 6	1.8-V operation	1.71	1.8	1.89	V
		3.3-V operation	3.14	3.3	3.46	V
USB0_VBUS	Voltage range for USB VBUS comparator input		TBD	TBD	TBD	V
USB1_VBUS	Voltage range for USB VBUS comparator input		TBD	TBD	TBD	V
USB0_ID	Voltage range for the USB ID input			(4)		V
USB1_ID	Voltage range for the USB ID input			(4)		V
VSS	Ground			0		V
T _J	Operating junction temperature range	Automotive	-40		125	°C

(1) The voltage at the device ball must never be below the MIN voltage or above the MAX voltage for any amount of time. This requirement includes dynamic voltage events such as AC ripple, voltage transients, voltage dips, and so forth.

(2) Refer to [Section 5.3, Power-On-Hour \(POH\) Limits](#) for limitations.

(3) VDDS_DDR is required to still be powered with LPDDR4 voltage ranges, even if DDR interface is unused.

(4) This terminal is connected to analog circuits in the respective USB PHY. The circuit sources a known current while measuring the voltage to determine if the terminal is connected to VSS with a resistance less than 10 Ω or greater than 100 kΩ. The terminal should be connected to ground for USB host operation or open-circuit for USB peripheral operation, and should never be connected to any external voltage source.

(5) This value is without AVS. The AVS Voltages are device-dependent, voltage domain-dependent, and OPP-dependent. They must be read from the VTM_DEVINFO_VDn. For information about VTM_DEVINFO_VDn Registers address, please refer to *Voltage and Thermal Manager* section in the device TRM. The power supply should be adjustable over the following ranges for each required OPP: – OPP_NOM: TBD.

The AVS Voltages will be within the above specified ranges.

5.5 Operating Performance Points

This section describes the operating conditions of the device. This section also contains the description of each Operating Performance Point (OPP) for processor clocks and device core clocks.

[Table 5-1](#) describes the maximum supported frequency per speed grade for the device.

Table 5-1. Speed Grade Maximum Frequency

DEVICE	MAXIMUM FREQUENCY (MHz)									
	MPU	C66x DSP	C7x DSP	MCU	IPU	GPU	CBASS0	ICSSG	DMSC	LPDDR4
TDA4VMxP	1800	1350	1000	1000	1000	750	500	333	333	1600 (DDR-3200) / 1866 (DDR-3733) ⁽¹⁾

(1) Maximum DDR Frequency will be limited based on the specific memory type (vendor) used in a system and by PCB implementation.

5.5.1 Core Clock Specifications

Table 5-2 describes the standard processor clocks speed characteristics vs OPP of the device.

Table 5-2. Supported OPP vs Max Frequency ⁽¹⁾

CLOCK	MAXIMUM FREQUENCY (MHz)
VD_CORE	
IPU0	1000
IPU1	1000
GPU	750
LPDDR4	1866 (DDR-3733)
ICSSG	333
CBASS0	500
VD_MPU0	
MPU0	1800
VD_MPU1	
MPU1	1800
VD_DSP	
C66x DSP	1350
C7x DSP	1000
VD_MCU	
MCU0	1000
VD_WKUP	
DMSC	333

(1) Maximum supported frequency is limited to the device speed grade (see Table 5-1, Speed Grade Maximum Frequency).

5.6 Power Consumption Summary

For information on the device power consumption, contact your TI Sales Representative.

5.7 Electrical Characteristics

NOTE

The interfaces or signals described in Table 5-3 through Table 5-12 correspond to the interfaces or signals available in multiplexing mode 0 (Primary Function).

All interfaces or signals multiplexed on the balls described in these tables have the same DC electrical characteristics, unless multiplexing involves a PHY and GPIO combination, in which case different DC electrical characteristics are specified for the different multiplexing modes (Functions).

Table 5-3. DDR DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BALL NAMES in MUXMODE 0 (SINGLE-ENDED SIGNALS) (TRANSMITTER MODE): DDR0_DQ[31:0], DDR0_DM[3:0], DDR0_CKE[1:0], DDR0_CA[5:0], DDR0_CSN0_[1:0], DDR0_CSN1_[1:0], DDR0_CAL0, DDR0_RESETN, DDR_RET					
BALL NUMBERS: A5 / A6 / B5 / C2 / B4 / C3 / A2 / A4 / D1 / C4 / F1 / G2 / F2 / F3 / D3 / F5 / L5 / M5 / N5 / L4 / L2 / L1 / N2 / N4 / T3 / T2 / P2 / P3 / P5 / R4 / T4 / T5 / A3 / E4 / N1 / R5 / G3 / J3 / G4 / H3 / K5 / J4 / K2 / H5 / J5 / K3 / G5 / J2 / H2 / K6 / P6					
V _{OH}	High-level output threshold	LPDDR4 Mode (I _{OH} = 8 mA)	0.9 × VDDSD _{DDR}		V

Table 5-3. DDR DC Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OL}	Low-level output threshold	LPDDR4 Mode (I _{OL} = 8 mA)		0.1 × V _{DDSDDR}	V
BALL NAMES in MUXMODE 0 (SINGLE-ENDED SIGNALS) (RECEIVER MODE): DDR0_DQ[31:0], DDR0_DM[3:0], DDR0_CKE[1:0], DDR0_CA[5:0], DDR0_CSN0_[1:0], DDR0_CSN1_[1:0], DDR0_CAL0, DDR0_RESETPN, DDR_RET					
BALL NUMBERS: A5 / A6 / B5 / C2 / B4 / C3 / A2 / A4 / D1 / C4 / F1 / G2 / F2 / F3 / D3 / F5 / L5 / M5 / N5 / L4 / L2 / L1 / N2 / N4 / T3 / T2 / P2 / P3 / P5 / R4 / T4 / T5 / A3 / E4 / N1 / R5 / G3 / J3 / G4 / H3 / K5 / J4 / K2 / H5 / J5 / K3 / G5 / J2 / H2 / K6 / P6					
V _{IH}	High-level input threshold	LPDDR4 Mode	DDR_VREF0 +0.1	V _{DDSDDR} + 0.2	V
V _{IL}	Low-level input threshold	LPDDR4 Mode	-0.2	DDR_VREF0 -0.1	V
V _{CM}	Input common-mode voltage		DDR_VREF0 - 0.1 × V _{DDSDDR}	DDR_VREF0 + 0.1 × V _{DDSDDR}	V
BALL NAMES in MUXMODE 0 (DIFFERENTIAL DRIVER MODE): DDR0_DQS[3:0]N, DDR0_DQS[3:0]P, DDR0_CKN, DDR0_CKP					
BALL NUMBERS: B1 / B2 / E2 / E3 / M2 / M3 / R1 / R2 / H1 / J1					
V _{OH}	High-level output threshold	I _{OH} = 8 mA	0.9 × V _{DDSDDR}		V
V _{OL}	Low-level output threshold	I _{OL} = 8 mA		0.1 × V _{DDSDDR}	V
BALL NAMES in MUXMODE 0 (DIFFERENTIAL RECEIVER / DRIVER MODE): DDR0_DQS[3:0]N, DDR0_DQS[3:0]P, DDR0_CKN, DDR0_CKP					
BALL NUMBERS: B1 / B2 / E2 / E3 / M2 / M3 / R1 / R2 / H1 / J1					
V _{CM}	Input common-mode voltage		V _{DDSDDR} × 0.4	V _{DDSDDR} × 0.6	V

(1) V_{DDSDDR} stands for corresponding power supply. For more information on the power supply name and the corresponding ball, see [Table 4-1](#), POWER [9] column.

Table 5-4. I2C OPEN DRAIN DC Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
BALL NAMES in Mode 0: WKUP_I2C0_SDA, WKUP_I2C0_SCL, MCU_I2C0_SDA, MCU_I2C0_SCL, I2C0_SDA, I2C0_SCL, I2C1_SDA, I2C1_SCL, EXTINTN				
BALL NUMBERS: H24 / J25 / H25 / J26 / AA5 / AC5 / AA6 / Y6 / AC18 H24 / J25 / H25 / J26 / AA5 / AC5 / AA6 / Y6 / AC18				
I2C STANDARD MODE / FAST MODE - V_{DDSHV0_WKUP} = 1.8 V				
V _{IH}	High-level input threshold	0.7 × V _{DDSDDR} ⁽¹⁾		V
V _{IL}	Low-level input threshold		0.3 × V _{DDSDDR} ⁽¹⁾	V
V _{HYS}	Hysteresis	0.1 × V _{DDSDDR} ⁽¹⁾		V
I _{IN}	Input leakage current. This value represents the maximum current flowing in or out of the pin while the output driver is disabled and the input is swept from V _{SS} to V _{DD} .		12	μA
I _{OZ}	Total leakage current through the driver/receiver combination, which may include an internal pull-up or pull-down. This value represents the maximum current flowing in or out of the pin while the output driver is disabled, the pull-up or pull-down is inhibited, and the input is swept from V _{SS} to V _{DD} .		12	μA
V _{OL}	Low-level output voltage at 3-mA sink current		0.2 × V _{DDSDDR} ⁽¹⁾	V
I2C STANDARD MODE / FAST MODE - V_{DDSHV0_WKUP} = 3.3 V				
V _{IH}	High-level input voltage	0.7 × V _{DDSDDR} ⁽¹⁾		V
V _{IL}	Low-level input voltage		0.3 × V _{DDSDDR} ⁽¹⁾	V
V _{HYS}	Hysteresis	0.05 × V _{DDSDDR} ⁽¹⁾		V

Table 5-4. I2C OPEN DRAIN DC Electrical Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
I _{IN}			80	μA
I _{OZ}			80	μA
V _{OL}			0.4	V

(1) VDDS stands for corresponding power supply. For more information on the power supply name and the corresponding ball, see Table 4-1, POWER [9] column.

Table 5-5. Analog OSC Buffers DC Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
HIGH FREQUENCY OSCILLATOR				
BALL NAMES: WKUP_OSC0_XO, WKUP_OSC0_XI, OSC1_XO, OSC1_XI				
BALL NUMBERS: M27 / M29 / P27 / P29				
V _{IH}	0.65 × VDDS ⁽¹⁾			V
V _{IL}		0.35 × VDDS ⁽¹⁾		V
LOW FREQUENCY OSCILLATOR				
BALL NAMES: WKUP_LFOSC0_XO, WKUP_LFOSC0_XI				
BALL NUMBERS: N26 / N28				
V _{IH}	0.65 × VDDA_WKUP ⁽¹⁾			V
V _{IL}		0.35 × VDDA_WKUP ⁽¹⁾		V

(1) VDDS stands for corresponding power supply. For WKUP_OSC0, the corresponding power supply is VDDA_WKUP. For OSC1_XI, the corresponding power supply is VDDS_OSC1.

Table 5-6. UHS-I MMC (8-bit PHY) Buffers DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	NOM	MAX	UNIT
BALL NAMES in Mode 0: MMC0_DAT[7:0], MMC0_CALPAD, MMC0_CMD, MMC0_DS, MMC0_CLK				
BALL NUMBERS: AG2 / AH1 / AG3 / AF4 / AE5 / AF3 / AG1 / AF2 / AE1 / AE3 / AE4 / AF1				
V _{IH}	0.65 × VDDS ⁽¹⁾			V
V _{IL}			0.35 × VDDS ⁽¹⁾	V
V _{OH}	0.75 × VDDS ⁽¹⁾			V
V _{OL}			0.125 × VDDS ⁽¹⁾	V
I _{IN}		10		μA

(1) VDDS stands for corresponding power supply (vddshv8). For more information on the power supply name and the corresponding ball, see Table 4-1, POWER [9] column.

Table 5-7. SDIO Buffers DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	NOM	MAX	UNIT
BALL NAMES in Mode 0: MMC1_CLK, MMC1_CMD, MMC1_DAT[3:0], MMC2_CLK, MMC2_CMD, MMC2_DAT[3:0]					
BALL NUMBERS: P25 / R29 / R24 / P24 / R25 / R26 / T26 / T25 / T24 / T27 / T29 / T28					
V _{IH}	Input High-Level Voltage	0.65 x V _{DDS} ⁽¹⁾			V
V _{IL}	Input Low-Level Voltage			0.35 x V _{DDS} ⁽¹⁾	V
V _{OH}	Output High-Level Threshold	0.75 x V _{DDS} ⁽¹⁾			V
V _{OL}	Output Low-Level Threshold			0.125 x V _{DDS} ⁽¹⁾	V
I _{IN}	Input Leakage Current		10		µA

(1) V_{DDS} stands for corresponding power supply (vddshv8). For more information on the power supply name and the corresponding ball, see [Table 4-1](#), POWER [9] column.

Table 5-8. DPHY CSI2 Buffers DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	NOM	MAX	UNIT
BALL NAMES in Mode 0: CSI0_RXCLKN, CSI0_RXCLKP, CSI0_RXRCALIB, CSI0_RXN[3:0], CSI0_RXP[3:0], CSI1_RXCLKN, CSI1_RXCLKP, CSI1_RXRCALIB, CSI1_RXN[3:0], CSI1_RXP[3:0], DSI_TXCLKN, DSI_TXCLKP, DSI_TXN[3:0], DSI_TXP [3:0], DSI_TXRCALIB					
BALL NUMBERS: A14 / A15 / A17 / A18 / A20 / A21 / B13 / B14 / B16 / B17 / B19 / B20 / C12 / C13 / C15 / C16 / C18 / C19 / D11 / D12 / D14 / D15 / D17 / D18 / E10 / E11 / E13 / E14 / E16 / E17 / F12 / F15 / F16					
Low-Power Receiver (LP-RX)					
V _{IH}	High-level input voltage	880			mV
V _{IL}	Low-level input voltage			550	mV
V _{HYS}	Hysteresis	25			mV
Ultra-Low Power Receiver (ULP-RX)					
V _{ITH}	High-level input voltage	880			mV
V _{ITL-ULPM}	Low-level input voltage			300	mV
V _{HYS}	Hysteresis	25			mV
High Speed Receiver (HS-RX)					
V _{IDTH}	Differential input high threshold	70			mV
V _{IDTL}	Differential input low threshold			-70	mV
V _{IDMAX}	Maximum differential input voltage			270	mV
V _{ILHS}	Single-ended input low voltage	-40			mV
V _{IHHS}	Single-ended input high voltage			460	mV
V _{CMRXDC}	Common-mode voltage	70		330	mV

Table 5-9. Analog ADC DC Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BALL NAMES in Mode 0: MCU_ADC0_AIN[7:0], MCU_ADC1_AIN[7:0]					
BALL NUMBERS: K24 / K25 / K26 / K27 / K28 / K29 / L24 / L25 / L26 / L27 / L28 / L29 / M24 / M25 / N23 / N24					
Analog Input					
V _{MCU_ADC0/1_AIN[7:0]}	Full-scale Input Range	VSS		VDDA_ADC0/1	V
DNL	Differential Non-Linearity	-1	0.5	2	LSB
INL	Integral Non-Linearity		±1	±3	LSB
LSB _{GAIN-ERROR}	Gain Error		±2		LSB
LSB _{OFFSET-ERROR}	Offset Error		±2		LSB
C _{IN}	Input Sampling Capacitance		5.5		pF
SNR	Signal-to-Noise Ratio	Input Signal: 200 kHz sine wave at -0.5 dB Full Scale	70		dB
THD	Total Harmonic Distortion	Input Signal: 200 kHz sine wave at -0.5 dB Full Scale	75		dB
SFDR	Spurious Free Dynamic Range	Input Signal: 200 kHz sine wave at -0.5 dB Full Scale	80		dB
SNR _(PLUS)	Signal-to-Noise Plus Distortion	Input Signal: 200 kHz sine wave at -0.5 dB Full Scale	69		dB
R _{MCU_ADC0/1_AIN[0:7]}	Input Impedance of MCU_ADC0/1_AIN[7:0]	f = input frequency	[1/((65.97 × 10 ⁻¹²) × f _{SMPL_CLK})]		Ω
I _{IN}	Input Leakage	MCU_ADC0/1_AIN[7:0] = VSS		-126	μA
		MCU_ADC0/1_AIN[7:0] = VDDA_ADC0/1		572	μA
Sampling Dynamics					
F _{SMPL_CLK}	SMPL_CLK Frequency	TBD		60	MHz
t _C	Conversion Time	14	15		ADC0/1 SMPL_CLK Cycles
t _{ACQ}	Acquisition time	2		257	ADC0/1 SMPL_CLK Cycles
T _R	Sampling Rate	ADC0/1 SMPL_CLK = 60 MHz		4	MSPS
CCISO	Channel to Channel Isolation		100		dB

Table 5-10. AUXPHY DP Buffers DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
BALL NAMES in Mode 0: DP0_AUXP, DP0_AUXN					
BALL NUMBERS: F7 / G6					
1.8-V MODE					
V _{IH}	Input High-Level Threshold	12			mV
V _{IL}	Input Low-Level Threshold			-12	mV
V _{HYS}	Input hysteresis voltage	24			mV
V _{ID}	Input Differential Voltage	0.27		1.36	mV
I _{IN}	Input current at each I/O pin			22	μA

Table 5-11. MLB LVDS Buffers DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
BALL NAMES in Mode 0: MLB0_MLBDP, MLB0_MLBSP					
BALL NUMBERS: AC3 / AD1					
V _{IH} /V _{IL}	Input High-Level Threshold	V _{CM} ± 50 mV			mV
V _{HYS}	Input hysteresis voltage	NONE			mV
V _{OD}	Differential output voltage (measured with 50 Ω resistor between PAD and PADN)	300		500	mV
V _{CM}	Common Mode Voltage before AC Coupled Capacitors	1		1.5	V
C _{PAD}	Pad capacitance (including package capacitance)			4	pF

Table 5-12. LVC MOS Buffers DC Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		SPECIFIC BALL	MIN	TYP	MAX	UNIT
BALL NAMES: ALL other IOs						
BALL NUMBERS: ALL other IOs						
1.8-V MODE						
V _{IH}	Input high-level threshold	TCK (E29)	0.60 *			V
		All other IOs	0.65 *			
V _{IL}	Input low-level threshold	TCK (E29)			0.30 *	V
		All other IOs			0.35 *	
V _{HYS}	Input hysteresis voltage	TCK (E29)	400			mV
		PORz (J24), MCU_PORz (H23)	50			
		All other IOs	100			
V _{OH}	Output high-level threshold	I _{OH} = 100 μA		V _{DDS} ⁽¹⁾ -0.1		V
		I _{OH} = 2 mA		V _{DDS} ⁽¹⁾ -0.2		
		I _{OH} = 4 mA		V _{DDS} ⁽¹⁾ -0.3		
		I _{OH} = 6 mA		V _{DDS} ⁽¹⁾ -0.4		
V _{OL}	Output low-level threshold	I _{OL} = 100 μA			0.1	V
		I _{OL} = 2 mA			0.2	
		I _{OL} = 4 mA			0.3	
		I _{OL} = 6 mA			0.4	
I _{IN}	Input leakage current, pull-up or pull-down inhibited				11.5	μA
			65	96	153	
			64	97	154	
I _{OZ}	Total leakage current through the driver/receiver combination, which may include an internal pull-up or pull-down. This value represents the maximum current flowing in or out of the pin while the output driver is disabled, the pull-up or pull-down is inhibited, and the input is swept from VSS to VDD.				11.5	μA
3.3-V MODE						
V _{IH}	Input high-level threshold	TCK (E29)	2			V
		All other IOs	2			
V _{IL}	Input low-level threshold	TCK (E29)			0.8	V
		All other IOs			0.8	
V _{HYS}	Input hysteresis voltage	TCK (E29)	400			mV
		PORz (J24), MCU_PORz (H23)	50			
		All other IOs	100			

ADVANCE INFORMATION

Table 5-12. LVCMOS Buffers DC Electrical Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER		SPECIFIC BALL	MIN	TYP	MAX	UNIT
V _{OH}	Output high-level threshold	I _{OH} = 100 μA	VDD _S ⁽¹⁾ -0.1			V
		I _{OH} = 2 mA	VDD _S ⁽¹⁾ -0.2			
		I _{OH} = 4 mA	VDD _S ⁽¹⁾ -0.3			
		I _{OH} = 6 mA	VDD _S ⁽¹⁾ -0.45			
V _{OL}	Output low-level threshold	I _{OL} = 100 μA			0.1	V
		I _{OL} = 2 mA			0.2	
		I _{OL} = 4 mA			0.3	
		I _{OL} = 6 mA			0.45	
I _{IN}	Input leakage current, pull-up or pull-down inhibited				64	μA
			67	100.7	198	
			63	100.3	160	
I _{OZ}	Total leakage current through the driver/receiver combination, which may include an internal pull-up or pull-down. This value represents the maximum current flowing in or out of the pin while the output driver is disabled, the pull-up or pull-down is inhibited, and the input is swept from VSS to VDD.				64	μA

(1) VDD_S stands for corresponding power supply. For more information on the power supply name and the corresponding ball, see [Table 4-1](#), POWER [9] column.

5.7.1 USBHS Buffers DC Electrical Characteristics

NOTE

USB0 and USB1 Electrical Characteristics are compliant with Universal Serial Bus Revision 2.0 Specification dated April 27, 2000 including ECNs and Errata as applicable.

5.7.2 SERDES Buffers DC Electrical Characteristics

NOTE

The PCIe interfaces are compliant with the electrical parameters specified in PCI Express® Base Specification Revision 4.0, February 19, 2014.

NOTE

USB0 instance is compliant with the USB3.1 SuperSpeed Transmitter and Receiver Normative Electrical Parameters as defined in the Universal Serial Bus 3.1 Specification, Revision 1.0, July 26, 2013.

5.8 VPP Specifications for One-Time Programmable (OTP) eFuses

This section specifies the operating conditions required for programming the OTP eFuses and is applicable only for High-Security Devices.

Table 5-13. Recommended Operating Conditions for OTP eFuse Programming

over operating free-air temperature range (unless otherwise noted)

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
VDD_CORE	Supply voltage range for the core domain during OTP operation; OPP NOM (BOOT)	See Section 5.4			V
VDD_MCU	Supply voltage range for the core domain during OTP operation; OPP NOM (BOOT)	See Section 5.4			V
VPP_CORE	Supply voltage range for the eFuse ROM domain during normal operation	N/A			
	Supply voltage range for the eFuse ROM domain during OTP programming ⁽¹⁾	1.71	1.8	1.89	V
VPP_MCU	Supply voltage range for the eFuse ROM domain during normal operation	N/A			
	Supply voltage range for the eFuse ROM domain during OTP programming ⁽¹⁾	1.71	1.8	1.89	V
I _(VPP_CORE)				TBD	mA
I _(VPP_MCU)				TBD	mA
T _j	Temperature (ambient)	0	25	85	°C

- (1) Supply voltage range includes DC errors and peak-to-peak noise. TI power management solutions [TLV70718](#) from the TLV707x family meet the supply voltage range needed for VPP_CORE and VPP_MCU.
- (2) During normal operation, no voltage should be applied to vpp. This can be typically achieved by disabling the regulator attached to the vpp terminal. For more details, see [TLV700xx-Q1 300-mA, Low-I_q, Low-Dropout Regulator](#).
- (3) N/A stands for Not Applicable.

5.8.1 Hardware Requirements

The following hardware requirements must be met when programming keys in the OTP eFuses:

- The VPP_CORE and VPP_MCU power supplies must be disabled when not programming OTP registers.
- The VPP_CORE and VPP_MCU power supplies must be ramped up after the proper device power-up sequence (for more details, see [Section 5.11.2](#)).

5.8.2 Programming Sequence

Programming sequence for OTP eFuses:

- Power on the board per the power-up sequencing. No voltage should be applied on the VPP_CORE and VPP_MCU terminals during power up and normal operation.
- Load the OTP write software required to program the eFuse (contact your local TI representative for the OTP software package).
- Apply the voltage on the VPP_CORE and VPP_MCU terminals according to the specification in [Table 5-13](#).
- Run the software that programs the OTP registers.
- After validating the content of the OTP registers, remove the voltage from the VPP_CORE and VPP_MCU terminals.

5.8.3 Impact to Your Hardware Warranty

You recognize and accept at your own risk that your use of eFuse permanently alters the TI device. You acknowledge that eFuse can fail due to incorrect operating conditions or programming sequence. Such a failure may render the TI device inoperable and TI will be unable to confirm the TI device conformed to TI device specifications prior to the attempted eFuse. CONSEQUENTLY, TI WILL HAVE NO LIABILITY FOR ANY TI DEVICES THAT HAVE BEEN eFUSED.

5.9 Thermal Resistance Characteristics

This section provides the thermal resistance characteristics used on this device.

For reliability and operability concerns, the maximum junction temperature of the device has to be at or below the T_J value identified in [Section 5.4, Recommended Operating Conditions](#).

5.10 Thermal Resistance Characteristics

It is recommended to perform thermal simulations at the system level with the worst case device power consumption.

NO.	PARAMETER	DESCRIPTION	ALF PACKAGE	
			°C/W	AIR FLOW (m/s)
T1	$R_{\theta JC}$	Junction-to-case	0.25	N/A
T2	$R_{\theta JB}$	Junction-to-board	2.1	N/A
T3	$R_{\theta JA}$	Junction-to-free air	11.5	0
T4		Junction-to-moving air	7.4	1
T5		Junction-to-moving air	6.5	2
T6		Junction-to-moving air	6	3
T7	Ψ_{JT}	Junction-to-package top	0.1	0
T8			0.1	1
T9			0.1	2
T10			0.1	3
T11	Ψ_{JB}	Junction-to-board	1.6	0
T12			1.7	1
T13			1.6	2
T14			1.5	3

(1) These values are based on a JEDEC defined 2S2P system (with the exception of the Theta JC [$R_{\theta JC}$] value, which is based on a JEDEC defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, *Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air)*
- JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions - Forced Convection (Moving Air)*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-9, *Test Boards for Area Array Surface Mount Packages*

(2) m/s = meters per second.

(3) °C/W = degrees Celsius per watt.

ADVANCE INFORMATION

5.11 Timing and Switching Characteristics

NOTE

The default SLEWRATE settings in each pad configuration register must be used to ensure timings, unless specific instructions are given otherwise.

5.11.1 Timing Parameters and Information

The timing parameter symbols used in [Section 5.11](#) are created in accordance with JEDEC Standard 100. To shorten the symbols, some pin names and other related terminologies have been abbreviated in [Table 5-14](#):

Table 5-14. Timing Parameters Subscripts

SYMBOL	PARAMETER
c	Cycle time (period)
d	Delay time
dis	Disable time
en	Enable time
h	Hold time
su	Setup time
START	Start bit
t	Transition time
v	Valid time
w	Pulse duration (width)
X	Unknown, changing, or don't care level
F	Fall time
H	High
L	Low
R	Rise time
V	Valid
IV	Invalid
AE	Active Edge
FE	First Edge
LE	Last Edge
Z	High impedance

5.11.2 Power Supply Sequencing

This section describes power supply sequencing required to ensure proper device operation. The power supply names described in this section comprise a superset of a family of compatible devices. Some members of this family will not include a subset of these power supplies and their associated device modules.


NOTE

All power sequence timing shown is preliminary and under evaluation. Updates will be provided as details become known during validation testing.

5.11.2.1 Power Supply Slew Rate Requirement

To maintain the safe operating range of the internal ESD protection devices, TI recommends limiting the maximum slew rate of supplies to be less than $1.0E + 5$ V/s. For instance, as shown in [Figure 5-2](#), TI recommends having the supply ramp slew for a 1.8-V supply of more than $18 \mu\text{s}$.

[Figure 5-2](#) describes the Power Supply Slew Rate Requirement in the device.



SPRSP08_ELCH_06

Figure 5-2. Power Supply Slew and Slew Rate

5.11.2.2 Power-Up Sequencing

[Figure 5-3](#) describes the device power-up sequencing.




Figure 5-3. Power-Up Sequencing⁽¹⁾⁽²⁾

(1) Time stamps:

- T0 = 0 ms; T1 = 0.50 ms; T2 = 1 ms; T3 = 1.50 ms; T4 = 11.5 ms. All “Tn” markers show total elapsed time from T0 and represent minimum times.
- T0 – All 3.3 V power supplies are ramped up and stable.
- T1 – All 1.8 V power supplies are ramped up and stable. VDDS_DDR* must be powered with different voltage level. Refer to [Section 5.4, Recommended Operating Conditions](#) for additional details.
- T2 – All core voltages are ramped up and stable.
- T3 – Main core and cpu array voltages are ramped up stable.
- T4 – OSC1 is stable and PORz/MCU_PORz should start de-asserting.


(2) Terminology:

- V_{OPR MIN} = Minimum Operational Voltage level that ensures device functionality and specified performance per [Section 5.4, Recommended Operating Conditions](#).
- Ramp Up = transition time from V_{OFF} to V_{OPR MIN}.

5.11.2.3 Power-Down Sequencing

Figure 5-4 describes the device power-down sequencing.

J7ES_ELCH_01



J7ES_ELCH_02

Figure 5-4. Power-Down Sequencing⁽¹⁾⁽²⁾

(1) Time stamps:

A typical power down sequence is to have the Power-on-Reset asserted, clock shut down, and ramp down all the power supplies sequentially in the exact reverse order of the power-up sequencing. In other words, the power supply that has been ramped up first should be the last one that is ramped down.

- T0 – PORz/MCU_PORz are asserted low.
- T1 – Main core and cpu array voltages should start ramped down.
- T2 – All core voltages should start ramped down.
- T3 – All 1.8 V power supplies should start ramped down.
- T4 – All 3.3 V power supplies should start ramped down.

(2) Terminology:

- $V_{OPR\ MIN}$ = Minimum Operational Voltage level that ensures device functionality and specified performance per [Section 5.4, Recommended Operating Conditions](#).
- Ramp Up = transition time from V_{OFF} to $V_{OPR\ MIN}$.

5.11.3 Reset Timing

5.11.3.1 Reset Electrical Data/Timing

For more details about features and additional description information on the subsystem multiplexing signals, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

Table 5-15, Table 5-16, Figure 5-5, and Figure 5-6 present the reset timing requirements and switching characteristics.

Table 5-15. Reset Timing Requirements

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PORz Pin					
RST1	$t_w(\text{PORzL})$	Pulse Width minimum, PORz low	1200		ns
RST2	$t_h(\text{SUPPLIES VALID} - \text{PORz})$	Hold time, PORz active (low) after all supplies valid	7500000		ns
			0		
RESETz Pin					
RST5	$t_w(\text{RESETzL})$	Pulse Width minimum, RESETz low	1200		ns
MCU_PORz Pin					
RST8	$t_w(\text{MCU_PORzL})$	Pulse Width minimum, MCU_PORz	1200		ns
RST9	$t_h(\text{SUPPLIES VALID} - \text{MCU_PORz})$	Hold time, MCU_PORz active (low) after all supplies valid	7500000		ns
			0		
MCU_RESETz Pin					
RST13	$t_w(\text{MCU_RESETzL})$	Pulse Width minimum, MCU_RESETz	1200		ns

Table 5-16. Reset Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PORz Pin					
RST3	$t_d(\text{PORz-PORz_OUT high})$	Delay time, PORz inactive (high) to PORz_OUT inactive (high)	0		ns
RST4	$t_d(\text{PORz-PORz_OUT low})$	Delay time, PORz active (low) to PORz_OUT active (low)	0		ns
RESETz Pin					
RST6	$t_d(\text{RESETz-RESETSTATz low})$	Delay time, RESETz active (low) to RESETSTATz active (low)	0		ns
RST7	$t_d(\text{RESETz-RESETSTATz high})$	Delay time, RESETz inactive (high) to RESETSTATz inactive (high)	0		ns
MCU_PORz Pin					
RST10	$t_d(\text{MCU_PORz-MCU_PORz_OUT low})$	Delay time, MCU_PORz active (low) to MCU_PORz_OUT active (low)	0		ns
RST11	$t_d(\text{MCU_PORz-MCU_PORz_OUT high})$	Delay time, MCU_PORz inactive (high) to MCU_PORz_OUT inactive (high)	0		ns
MCU_RESETSTATz Pin					
RST14	$t_d(\text{MCU_RESETz-MCU_RESETSTATz low})$	Delay time, MCU_RESETz active (low) to MCU_RESETSTATz active (low)	0		ns
RST15	$t_d(\text{MCU_RESETz-MCU_RESETSTATz high})$	Delay time, MCU_RESETz inactive (high) to MCU_RESETSTATz inactive (high)	0		ns




Figure 5-5. PORz Reset Timing




Figure 5-6. RESETz and RESETSTATz Timing




Figure 5-7. MCU_RESETz and MCU_RESETSTATz Timing

Table 5-17 and Figure 5-8 present the boot configuration timing requirements.

Table 5-17. Boot Configuration Timing Requirements

NO.	PARAMETER		MIN	MAX	UNIT
BC1	$t_{su}(\text{BOOTMODE-PORz})$	Setup time, All Bootmode pins active to PORz inactive (high)	0		ns
BC2	$t_h(\text{PORz - BOOTMODE})$	Hold time, All Bootmode pins active after PORz inactive (high)	0		ns
BC3	$t_{su}(\text{MCU_BOOTMODE-MCU_PORz})$	Setup time, All Bootmode pins active to MCU_PORz inactive (high)	0		ns
BC4	$t_h(\text{MCU_PORz - MCU_BOOTMODE})$	Hold time, All Bootmode pins active after MCU_PORz inactive (high)	0		ns




Figure 5-8. Boot Configuration Timing

5.11.4 Clock Specifications

5.11.4.1 Input Clocks / Oscillators

Various external clock inputs/outputs are needed to drive the device. Summary of these input clock signals is as follows:

- OSC1_XO/OSC1_XI — External main crystal interface pins connected to internal oscillator which sources reference clock and provides reference clock to PLLs within MAIN domain. Also, for audio applications, high-frequency oscillator 0 is used to provide audio clock frequencies to MCASPs.
- High frequency oscillators inputs
 - OSC1_XO/OSC1_XI — external main crystal interface pins connected to internal oscillator which sources reference clock. Provides reference clock to PLLs within MCU domain and MAIN domain. This high-frequency oscillator is used to provide audio clock frequencies to MCASPs.
 - WKUP_OSC0_XO/WKUP_OSC0_XI — external main crystal interface pins connected to internal oscillator which sources reference clock. Provides reference clock to PLLs within WKUP and MAIN domain.
- Low frequency oscillator input
 - WKUP_LFOSC_XO/WKUP_LFOSC_XI — external main crystal interface pins connected to internal oscillator which sources reference clock provides a clock for low power operation in deeper sleep modes.
- General purpose clock inputs
 - MCU_EXT_REFCLK0 — optional external. Provides system clock input (MCU domain).
 - EXT_REFCLK1 — optional external System clock input (MAIN domain). Optionally PLL2 (PER1) and MCASP can be sourced by EXT_REFCLK1 (sourced externally).
 - SERDES[4:0]_REFCLK_P/N — SerDes reference clock input for PCIe or Optional USB3 and SGMII interfaces.
 - PCIE_REFCLK[3:0]N/P — There are 4 differential clock input pins to support PCIe devices.
 - PCIE_REFCLK[3:0]N/P_OUT — There are 4 differential clock output pins to support PCIe devices.
- External video pixel clock inputs
 - VOUT0_EXTPCLKIN — optional for the DPI0 port of DSS.
 - VOUT1_EXTPCLKIN — optional for the DPI1 port of DSS.
- External CPTS reference clock inputs
 - MCU_CPTS_RFT_CLK — CPTS reference clock inputs for MCU_CPTS_RFT_CLK.
 - CPTS_RFT_CLK — CPTS reference clock inputs for CPTS_RFT_CLK.

- External audio reference clock input/output pins
 - AUDIO_EXT_REFCLK0
 - AUDIO_EXT_REFCLK1
 - AUDIO_EXT_REFCLK2
 - AUDIO_EXT_REFCLK3

Figure 5-9 shows the external input clock sources and the output clocks to peripherals.




Figure 5-9. Input Clocks Interface

/RES_CLOCK.P1

For more information about Input clock interfaces, see *Clocking* section in *Device Configuration* chapter in the device TRM.

5.11.4.1.1 WKUP_OSC0 Internal Oscillator Clock Source

Figure 5-10 shows the recommended crystal circuit. It is recommended that preproduction printed-circuit board (PCB) designs include the two optional resistors R_{bias} and R_d in case they are required for proper oscillator operation when combined with production crystal circuit components. In most cases, R_{bias} is not required and R_d is a 0-Ω resistor. These resistors may be removed from production PCB designs after evaluating oscillator performance with production crystal circuit components installed on preproduction PCBs.




Figure 5-10. WKUP_OSC0 Crystal Implementation

NOTE

The load capacitors, C_{f1} and C_{f2} in Figure 5-11, should be chosen such that the below equation is satisfied. C_L in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator WKUP_OSC0_XI, WKUP_OSC0_XO, and VSS pins.

$$C_L = \frac{C_{f1} C_{f2}}{(C_{f1} + C_{f2})}$$

Figure 5-11. Load Capacitance Equation

The crystal must be in the fundamental mode of operation and parallel resonant. Table 5-18 summarizes the required electrical constraints.

Table 5-18. WKUP_OSC0 Crystal Electrical Characteristics

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f_p	Parallel resonance crystal frequency	19.2, 20, 24, 25, 26, 27			MHz
C_{f1}	C_{f1} load capacitance for crystal parallel resonance with $C_{f1} = C_{f2}$	12		24	pF
C_{f2}	C_{f2} load capacitance for crystal parallel resonance with $C_{f1} = C_{f2}$	12		24	pF

Table 5-18. WKUP_OSC0 Crystal Electrical Characteristics (continued)

NAME	DESCRIPTION		MIN	TYP	MAX	UNIT
ESR(C_{f1}, C_{f2})	Crystal ESR				100	Ω
C_O	Crystal shunt capacitance	ESR = 30 Ω ESR = 40 Ω	19.2 MHz, 20 MHz, 24 MHz, 25 MHz, 26 MHz, 27 MHz		7	pF
		ESR = 50 Ω	19.2 MHz, 20 MHz		7	pF
			24 MHz, 25 MHz, 26 MHz, 27 MHz		5	pF
		ESR = 60 Ω	19.2 MHz, 20 MHz		7	pF
			24 MHz, 25 MHz, 26 MHz, 27 MHz	Not Supported		-
		ESR = 80 Ω	19.2 MHz, 20 MHz		5	pF
			24 MHz, 25 MHz, 26 MHz, 27 MHz	Not Supported		-
		ESR = 100 Ω	19.2 MHz, 20 MHz		3	pF
			24 MHz, 25 MHz, 26 MHz, 27 MHz	Not Supported		-
		L_M	Crystal motional inductance for $f_p = 20$ MHz			10.16
C_M	Crystal motional capacitance			3.42		fF
$f_j(WKUP_OSC0_XI)$	Frequency accuracy, WKUP_OSC0_XI	Ethernet RGMII and RMII not used			± 100	ppm
		Ethernet RGMII and RMII using derived clock			± 50	

When selecting a crystal, the system design must consider the temperature and aging characteristics of a based on the worst case environment and expected life expectancy of the system.

Table 5-19 details the switching characteristics of the oscillator and the requirements of the input clock.

Table 5-19. WKUP_OSC0 Switching Characteristics – Crystal Mode

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f_p	Oscillation frequency	19.2, 20, 24, 25, 26, 27			MHz
t_{sX}	Start-up time			2 ⁽¹⁾	ms

(1) In order to meet the start-up time, the crystal needs to be selected according to the following equation:

$$T_{su} = K \cdot L_m / (R_o - ESR) + \Delta t,$$

where L_m is crystal motional inductance, R_o is the negative resistance of amplifier, ESR is the crystal Effective series resistance and K is a constant which represents the initial conditions. Δt is the time amplifier takes to reach its bias point after power down is released.




Figure 5-12. WKUP_OSC0 Start-up Time

5.11.4.1.2 WKUP_OSC0 LVC MOS Digital Clock Source

Figure 5-13 shows the recommended oscillator connections when WKUP_OSC0 is connected to an LVC MOS square-wave digital clock source. The 1.8-V LVC MOS-Compatible clock source is connected to the WKUP_OSC0_XI pin. In this mode of operation, the WKUP_OSC0_XO pin is left unconnected and should not be used to source any external components.




Figure 5-13. 1.8-V LVC MOS-Compatible Clock Input

Table 5-20 summarizes the WKUP_OSC0 input clock electrical characteristics.

Table 5-20. WKUP_OSC0 Switching Characteristics – Crystal Mode

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f	Frequency	19.2, 20, 24, 25, 26, 27			MHz
C _{IN}	Input capacitance	2.184	2.384	2.584	pF
I _{IN}	Input current (3.3V mode)	4	6	10	μA

Table 5-21 details the WKUP_OSC0 input clock timing requirements.

Table 5-21. WKUP_OSC0 Input Clock Timing Requirements

NAME	DESCRIPTION		MIN	TYP	MAX	UNIT
CK0	$1 / t_c(\text{WKUP_OSC0_XI})$	Frequency, WKUP_OSC0_XI	19.2, 20, 24, 25, 26, 27			MHz
CK1	$t_w(\text{WKUP_OSC0_XI})$	Pulse duration, WKUP_OSC0_XI low or high	$0.45 \times t_c(\text{WKUP_OSC0_XI})$		$0.55 \times t_c(\text{WKUP_OSC0_XI})$	ns
	$t_j(\text{WKUP_OSC0_XI})$	Period jitter, WKUP_OSC0_XI			$0.01 \times t_c(\text{WKUP_OSC0_XI})$	ns
	$t_R(\text{WKUP_OSC0_XI})$	Rise time, WKUP_OSC0_XI			5	ns
	$t_F(\text{WKUP_OSC0_XI})$	Fall time, WKUP_OSC0_XI			5	ns
	$t_f(\text{WKUP_OSC0_XI})$	Frequency accuracy, WKUP_OSC0_XI	Ethernet RGMII and RMII not used		± 100	ppm
			Ethernet RGMII and RMII using derived clock		± 50	




Figure 5-14. WKUP_OSC0_XI Input Clock

5.11.4.1.3 Auxiliary OSC1 Internal Oscillator Clock Source

Figure 5-15 shows the recommended crystal circuit. It is recommended that preproduction printed-circuit board (PCB) designs include the two optional resistors R_{bias} and R_d in case they are required for proper oscillator operation when combined with production crystal circuit components. In most cases, R_{bias} is not required and R_d is a 0-Ω resistor. These resistors may be removed from production PCB designs after evaluating oscillator performance with production crystal circuit components installed on preproduction PCBs.




Figure 5-15. OSC1 Crystal Implementation

ADVANCE INFORMATION

NOTE

The load capacitors, C_{f1} and C_{f2} in [Figure 5-16](#), should be chosen such that the below equation is satisfied. C_L in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator OSC1_XI, OSC1_XO, and VSS pins.

$$C_L = \frac{C_{f1} C_{f2}}{(C_{f1} + C_{f2})}$$

JES-CL-MATH-01

Figure 5-16. Load Capacitance Equation

The crystal must be in the fundamental mode of operation and parallel resonant. [Table 5-22](#) summarizes the required electrical constraints.

Table 5-22. OSC1 Crystal Electrical Characteristics

NAME	DESCRIPTION		MIN	TYP	MAX	UNIT	
f_p	Parallel resonance crystal frequency		19.2, 20, 24, 25, 26, 27			MHz	
C_{f1}	C_{f1} load capacitance for crystal parallel resonance with $C_{f1} = C_{f2}$		12			24	pF
C_{f2}	C_{f2} load capacitance for crystal parallel resonance with $C_{f1} = C_{f2}$		12			24	pF
ESR(C_{f1}, C_{f2})	Crystal ESR					100	Ω
C_O	Crystal shunt capacitance	ESR = 30 Ω ESR = 40 Ω	19.2 MHz, 20 MHz, 24 MHz, 25 MHz, 26 MHz, 27 MHz		7		pF
		ESR = 50 Ω	19.2 MHz, 20 MHz		7		pF
			24 MHz, 25 MHz, 26 MHz, 27 MHz		5		pF
		ESR = 60 Ω	19.2 MHz, 20 MHz		7		pF
			24 MHz, 25 MHz, 26 MHz, 27 MHz		Not Supported		-
		ESR = 80 Ω	19.2 MHz, 20 MHz		5		pF
24 MHz, 25 MHz, 26 MHz, 27 MHz			Not Supported		-		
ESR = 100 Ω	19.2 MHz, 20 MHz		3		pF		
	24 MHz, 25 MHz, 26 MHz, 27 MHz		Not Supported		-		
L_M	Crystal motional inductance for $f_p = 20$ MHz		10.16			mH	
C_M	Crystal motional capacitance		3.42			fF	
$f_j(\text{OSC1_XI})$	Frequency accuracy, OSC1_XI	Ethernet RGMII and RMII not used	± 100			ppm	
		Ethernet RGMII and RMII using derived clock	± 50				

ADVANCE INFORMATION

When selecting a crystal, the system design must consider the temperature and aging characteristics of a based on the worst case environment and expected life expectancy of the system.

[Table 5-23](#) details the switching characteristics of the oscillator and the requirements of the input clock.

Table 5-23. OSC1 Switching Characteristics – Crystal Mode

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f_p	Oscillation frequency	19.2, 20, 24, 25, 26, 27			MHz
t_{sX}	Start-up time	2 ⁽¹⁾			ms

- (1) In order to meet the start-up time, the crystal needs to be selected according to the following equation:
 $T_{su} = K \cdot L_m / (R_o - ESR) + \Delta t$,
 where L_m is crystal motional inductance, R_o is the negative resistance of amplifier, ESR is the crystal Effective series resistance and K is a constant which represents the initial conditions. Δt is the time amplifier takes to reach its bias point after power down is released.




Figure 5-17. OSC1 Start-up Time

5.11.4.1.4 Auxiliary OSC1 LVCMOS Digital Clock Source

Figure 5-18 shows the recommended oscillator connections when OSC1 is connected to an LVCMOS square-wave digital clock source. The 1.8-V LVCMOS-compatible clock source is connected to the OSC1_XI pin. In this mode of operation, the OSC1_XO pin is left unconnected and should not be used to source any external components.




Figure 5-18. 1.8-V LVCMOS-Compatible Clock Input

Table 5-24 summarizes the OSC1 input clock electrical characteristics.

Table 5-24. OSC1 Switching Characteristics – Crystal Mode

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f	Frequency	19.2, 20, 24, 25, 26, 27			MHz
C _{IN}	Input capacitance	2.184	2.384	2.584	pF
I _{IN}	Input current (3.3V mode)	4	6	10	μA

Table 5-25 details the OSC1 input clock timing requirements.

Table 5-25. OSC1 Input Clock Timing Requirements

NAME	DESCRIPTION		MIN	TYP	MAX	UNIT
CK0	$1 / t_c(\text{OSC1_XI})$	Frequency, OSC1_XI	19.2, 20, 24, 25, 26, 27			MHz
CK1	$t_w(\text{OSC1_XI})$	Pulse duration, OSC1_XI low or high	$0.45 \times t_c(\text{OSC1_XI})$		$0.55 \times t_c(\text{OSC1_XI})$	ns
					$0.01 \times t_c(\text{OSC1_XI})$	
	$t_j(\text{OSC1_XI})$	Period jitter, OSC1_XI				ns
	$t_R(\text{OSC1_XI})$	Rise time, OSC1_XI			5	ns
	$t_F(\text{OSC1_XI})$	Fall time, OSC1_XI			5	ns
	$t_j(\text{OSC1_XI})$	Frequency accuracy, OSC1_XI	Ethernet RGMII and RMII not used		± 100	ppm
			Ethernet RGMII and RMII using derived clock		± 50	




Figure 5-19. OSC1_XI Input Clock

5.11.4.1.5 Auxiliary OSC1 Not Used

Figure 5-20 shows the recommended oscillator connections when OSC1 is not used. OSC1_XI must be connected to VSS through an external pull resistor (R_{pd}) to ensure this input is held to a valid low level when unused since the internal pull-down resistor is disabled by default.




Figure 5-20. OSC1 Not Used

5.11.4.1.6 WKUP_LFOSC0 Internal Oscillator Clock Source

Figure 5-21 shows the recommended crystal circuit. It is recommended that preproduction printed-circuit board (PCB) designs include the two optional resistors R_{bias} and R_d in case they are required for proper oscillator operation when combined with production crystal circuit components. In most cases, R_{bias} is not required and R_d is a 0- Ω resistor. These resistors may be removed from production PCB designs after evaluating oscillator performance with production crystal circuit components installed on preproduction PCBs.

ADVANCE INFORMATION




Figure 5-21. WKUP_LFOSC0 Crystal Implementation

NOTE

The load capacitors, C_{f1} and C_{f2} in Figure 5-22, should be chosen such that the below equation is satisfied. C_L in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator WKUP_LFOSC0_XI, WKUP_LFOSC0_XO, and VSS pins.

$$C_L = \frac{C_{f1} C_{f2}}{(C_{f1} + C_{f2})}$$

Figure 5-22. Load Capacitance Equation

The crystal must be in the fundamental mode of operation and parallel resonant. Table 5-26 summarizes the required electrical constraints.

Table 5-26. WKUP_LFOSC0 Crystal Electrical Characteristics

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f_p	Parallel resonance crystal frequency		32768		Hz
C_{f1}	C_{f1} load capacitance for crystal parallel resonance with $C_{f1} = C_{f2}$	12		24	pF
C_{f2}	C_{f2} load capacitance for crystal parallel resonance with $C_{f1} = C_{f2}$	12		24	pF
C_{shunt}	Shunt capacitance			TBD	pF
ESR	Crystal effective series resistance			TBD	kΩ

When selecting a crystal, the system design must consider the temperature and aging characteristics of a based on the worst case environment and expected life expectancy of the system.

Table 5-27 details the switching characteristics of the oscillator and the requirements of the input clock.

Table 5-27. WKUP_LFOSC0 Switching Characteristics – Crystal Mode

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f_{xtal}	Oscillation frequency		32768		Hz

Table 5-27. WKUP_LFOSC0 Switching Characteristics – Crystal Mode (continued)

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
t _{sx}	Start-up time			(1)	s

(1) In order to meet the start-up time, the crystal needs to be selected according to the following equation:

$$T_{su} = K * L_m / (R_o - ESR) + \Delta t,$$

where L_m is crystal motional inductance, R_o is the negative resistance of amplifier, ESR is the crystal Effective series resistance and K is a constant which represents the initial conditions. Δt is the time amplifier takes to reach its bias point after power down is released.




Figure 5-23. WKUP_LFOSC0 Start-up Time

5.11.4.1.7 WKUP_LFOSC0 Not Used

Figure 5-24 shows the recommended oscillator connections when WKUP_LFOSC0 is not used. WKUP_LFOSC0 may be a no-connect while the oscillator remains disabled since the internal pull-down resistor is enabled by default.




Figure 5-24. WKUP_LFOSC0 Not Used

5.11.4.2 Output Clocks

The device provides several system clock outputs. Summary of these output clocks are as follows:

- **MCU_CLKOUT0**
 - Reference clock output for Ethernet PHYs (50 MHz or 25 MHz)
- **MCU_SYSCLKOUT0**
 - SYSCLK0 of WKUP_PLLCTRL0 is divided by 6 and then sent out of the device as a LVCMOS clock signal (MCU_SYSCLKOUT0). This signal can be used to test if the main chip clock is functioning or not.

ADVANCE INFORMATION

- **MCU_OBSCLK0**
 - On the clock output MCU_OBSCLK0, oscillators and PLLs clocks can be observed for tests and debug.
- **SYSCLKOUT0**
 - SYSCLK0 from the MAIN_PLL controller is divided by 6 and then sent out of the device as a LVCMOS clock signal (SYSCLKOUT0). This signal can be used to test if the main chip clock is functioning or not.
- **CLKOUT**
 - Reference clock output
- **OBSCLK[2:0]**
 - On the clock output OBSCLK0, oscillators and PLLs clocks can be observed for tests and debug.

5.11.4.3 PLLs

Power is supplied to the Phase-Locked Loop circuitries (PLLs) by internal regulators that derive power from the off-chip power-supply.

There are total of three PLLs in the device in WKUP and MCU domains:

- MCU_PLL0 (MCU TBD PLL) with WKUP_PLLCTRL0
- MCU_PLL1 (MCU PERIPHERAL PLL)
- MCU_PLL2 (MCU CPSW PLL)

There are total of twenty PLLs in the device in MAIN domain:

- PLL0 (MAIN PLL) with PLLCTRL0
- PLL1 (PER0 PLL)
- PLL2 (PER1 PLL)
- PLL3 (CPSW9G PLL)
- PLL4 (AUDIO0 PLL)
- PLL5 (VIDEO PLL)
- PLL6 (GPU PLL)
- PLL7 (C7x PLL)
- PLL8 (ARM0 PLL)
- PLL12 (DDR PLL)
- PLL13 (C66 PLL)
- PLL14 (R5F PLL)
- PLL15 (AUDIO1 PLL)
- PLL16 (DSS PLL0)
- PLL17 (DSS PLL1)
- PLL18 (DSS PLL2)
- PLL19 (DSS PLL3)
- PLL23 (DSS PLL7)
- PLL24 (MLB PLL)
- PLL25 (VISION PLL)

NOTE

For more information, see:

- *Device Configuration / Clocking / PLLs* section in the device TRM.
 - *Peripherals / Display Subsystem Overview* section in the device TRM.
 - *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem - Gigabit (PRU_ICSSG)* section in the device TRM.
-

NOTE

The input reference clock (OSC1_XI/OSC1_XO) is specified and the lock time is ensured by the PLL controller, as documented in the *Device Configuration* chapter in the device TRM.

5.11.4.4 System Clocks Operating Frequency Ranges

[Table 5-28](#) lists the operating frequency ranges for the system clocks of the device.

Table 5-28. System Clocks Operating Frequency Range

System Clocks ⁽¹⁾	Bypass Min (MHz)	Bypass Max (MHz)	Minimum Operating Frequency (MHz)
MCU_PLL0 (MCU TBD PLL) with WKUP_PLLCTRL0	TBD	TBD	TBD
MCU_PLL1 (MCU PERIPHERAL PLL)	TBD	TBD	TBD
MCU_PLL2 (MCU CPSW PLL)	TBD	TBD	TBD
PLL0 (MAIN PLL) with PLLCTRL0	TBD	TBD	TBD
PLL1 (PER0 PLL)	TBD	TBD	TBD
PLL2 (PER1 PLL)	TBD	TBD	TBD
PLL3 (CPSW9G PLL)	TBD	TBD	TBD
PLL4 (AUDIO0 PLL)	TBD	TBD	TBD
PLL5 (VIDEO PLL)	TBD	TBD	TBD
PLL6 (GPU PLL)	TBD	TBD	TBD
PLL7 (C7x PLL)	TBD	TBD	TBD
PLL8 (ARM0 PLL)	TBD	TBD	TBD
PLL12 (DDR PLL)	TBD	TBD	TBD
PLL13 (C66 PLL)	TBD	TBD	TBD
PLL14 (PULSAR PLL)	TBD	TBD	TBD
PLL15 (AUDIO1 PLL)	TBD	TBD	TBD
PLL16 (DSS PLL0)	TBD	TBD	TBD
PLL17 (DSS PLL1)	TBD	TBD	TBD
PLL18 (DSS PLL2)	TBD	TBD	TBD
PLL19 (DSS PLL3)	TBD	TBD	TBD
PLL23 (DSS PLL7)	TBD	TBD	TBD
PLL24 (MLB PLL)	TBD	TBD	TBD
PLL25 (VISION PLL)	TBD	TBD	TBD

(1) Supported input reference clock frequencies to the PLL are 19.2/24/25/26 MHz only.

(2) Interconnect clock on DSS is CPU/4. This will range from 100 MHz to 250 MHz.

(3) When Main PLL is configured to 400 MHz mode, DSS can only support a max pixel clock of 74.25 MHz. For lower resolution displays the DSS clock can be lower than 74.25 MHz.

5.11.4.5 Device Inputs and Outputs Module Clocks Frequencies

NOTE

NOTE TO USERS:

The content of this section is UNDER DEVELOPMENT!

5.11.4.6 Recommended Clock and Control Signal Transition Behavior

All clocks and strobe signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner. Monotonic transitions are more easily ensured with faster switching signals. Slower input transitions are more susceptible to glitches due to noise, and special care must be taken for slow input clocks.

5.11.4.7 Interface Clock Specifications

5.11.4.7.1 Interface Clock Terminology

The interface clock is used at the system level to sequence the data and to control transfers accordingly with the interface protocol.

5.11.4.7.2 Interface Clock Frequency

The two interface clock characteristics are:

- The maximum clock frequency
- The maximum operating frequency

The interface clock frequency documented here is the maximum clock frequency, which corresponds to the maximum frequency programmable on this output clock. This frequency defines the maximum limit supported by the Device IC and does not take into account any system consideration (PCB, peripherals).

The system designer must take into account these system considerations and the Device IC timing characteristics to properly define the maximum operating frequency that corresponds to the maximum frequency supported to transfer the data on this interface.

5.11.5 Peripherals

5.11.5.1 ATL

The device contains ATL module that can be used for asynchronous sample rate conversion of audio. The ATL calculates the error between two time bases, such as audio syncs, and optionally generates an averaged clock using cycle stealing via software.

NOTE

For more information about ATL, see *Audio Tracking Logic (ATL)* section in *Peripherals* chapter in the device TRM.

Table 5-29, Table 5-30, Table 5-31, Table 5-32 and Figure 5-25 present timing requirements and switching characteristics for ATL.

Table 5-29. Switching Characteristics Over Recommended Operating Conditions for ATL_CLK[x]⁽²⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
D1	t _{c(ATLCLKIN)}	Cycle time, ATL_CLK[x]	atl_clk_mode_ext	5		ns
D2	t _{w(ATLCLKINL)}	Pulse Duration, ATL_CLK[x] low	atl_clk_mode_ext	0.45 × M ⁽¹⁾ + 2.5		ns
D3	t _{w(ATLCLKINH)}	Pulse Duration, ATL_CLK[x] high	atl_clk_mode_ext	0.45 × M ⁽¹⁾ + 2.5		ns

(1) M = ATL_CLK[x] period

(2) x = 0 to 3

Table 5-30. Timing Requirements for ATL_AWS[x]⁽³⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
D4	t _{c(ATL_AWSx)}	Cycle Time , ATL_AWS[x]	atl_clk_mode_ext	2 × M ⁽¹⁾		ns
D5	t _{w(ATL_AWSLx)}	Pulse Duration, ATL_AWS[x] low	atl_clk_mode_ext	0.45 × A ⁽²⁾ + 2.5		ns
D6	t _{w(ATL_AWSHx)}	Pulse Duration, ATL_AWS[x] high	atl_clk_mode_ext	0.45 × A ⁽²⁾ + 2.5		ns

(1) M = ATL_CLK[x] period

(2) A = ATL_AWS[x] period

(3) x = 0 to 3

Table 5-31. Timing Requirements for ATL_BWS[x]⁽³⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
D7	t _{c(ATL_BWSx)}	Cycle Time , ATL_BWS[x]	atl_clk_mode_ext	2 × M		ns
D8	t _{w(ATL_BWSLx)}	Pulse Duration, ATL_BWS[x] low	atl_clk_mode_int	0.45 × B ⁽²⁾ + 2.5		ns
D9	t _{w(ATL_BWSHx)}	Pulse Duration, ATL_BWS[x] high	atl_clk_mode_int	0.45 × B ⁽²⁾ + 2.5		ns

(1) M = ATL_CLK[x] period

(2) B = ATL_BWS[x] period

(3) x = 0 to 3

Table 5-32. Switching Characteristics Over Recommended Operating Conditions for ATCLKOUT[x]⁽³⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
D10	t _{c(ATCLKOUT)}	Cycle time, ATCLKOUT[x]	atl_clk_mode_int/ext	20		ns
D11	t _{w(ATCLKOUTL)}	Pulse Duration, ATCLKOUT[x] low	atl_clk_mode_int/ext	0.45 × P ⁽²⁾ - M ⁽¹⁾ - 0.3		ns
D12	t _{w(ATCLKOUTH)}	Pulse Duration, ATCLKOUT[x] high	atl_clk_mode_int/ext	0.45 × P ⁽²⁾ - M ⁽¹⁾ - 0.3		ns

- (1) M = ATL_CLK[x] period
- (2) P = ATCLKOUT[x] period
- (3) x = 0 to 3




Figure 5-25. ATCLKOUT[x] Timing

5.11.5.2 VPFE

Table 5-33, Figure 5-26, and Figure 5-27 present timing requirements for LVDSRX interface.

Table 5-33. Timing Requirements for LVDSRX (1)

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
V1	$t_{c(PCLK)}$	Cycle time, VPFE0_PCLK	6.06 ⁽¹⁾		ns
V2	$t_{w(PCLKH)}$	Pulse duration, VPFE0_PCLK high	$0.45 \times P$ (2)		ns
V3	$t_{w(PCLKL)}$	Pulse duration, VPFE0_PCLK low	$0.45 \times P$ (2)		ns
V4	$t_{su(PCLK-CTL)}$	Input setup time, control (VPFE0_HD, VPFE0_VD, VPFE0_WEN, VPFE0_FIELD) valid to VPFE0_PCLK transition	2.12		ns
V5	$t_{su(PCLK-DATA)}$	Input setup time, data (VPFE0_DATA[15:0]) valid to VPFE0_PCLK transition	2.38		ns
V6	$t_{h(CTL/DAT-PCLK)}$	Input hold time, control VPFE0_HD, VPFE0_VD, VPFE0_WEN, VPFE0_FIELD) and data VPFE0_DATA[15:0]) valid to VPFE0_PCLK transition	-0.05		ns

- (1) For maximum frequency of 165 MHz
- (2) P = VPFE0_PCLK period




Figure 5-26. LVDSRX Input Clock Signal




Figure 5-27. LVDSRX Input Timings

For more information, see *Video Processing Front End (VPFE)* section in *Peripherals* chapter in the device TRM.

ADVANCE INFORMATION

5.11.5.3 CPSW2G

For more details about features and additional description information on the device Gigabit Ethernet MAC, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

5.11.5.3.1 CPSW2G MDIO Interface Timings


[Table 5-34](#), [Table 5-35](#), and [Figure 5-28](#) present timing requirements for MDIO.

Table 5-34. Timing Requirements for MDIO Input

NO.	PARAMETER		MIN	MAX	UNIT
MDIO1	$t_{su(MDIO_MDC)}$	Setup time, MDIO_DATA valid before MDIO_CLK high	90		ns
MDIO2	$t_{h(MDIO_MDC)}$	Hold time, MDIO_DATA valid after MDIO_CLK high	0		ns

Table 5-35. Switching Characteristics Over Recommended Operating Conditions for MDIO Output

NO.	PARAMETER		MIN	MAX	UNIT
MDIO3	$t_c(MDC)$	Cycle time, MDIO_CLK	400		ns
MDIO4	$t_w(MDCH)$	Pulse Duration, MDIO_CLK high	160		ns
MDIO5	$t_w(MDCL)$	Pulse Duration, MDIO_CLK low	160		ns
MDIO6	$t_t(MDC)$	Transition time, MDIO_CLK		5	ns
MDIO7	$t_d(MDC_MDIO)$	Delay time, MDIO_CLK low to MDIO_DATA valid	-150	150	ns



CPSW2G_MDIO_TIMING_01

Figure 5-28. CPSW2G MDIO Diagrams Receive and Transmit

5.11.5.3.2 CPSW2G RMIITimings

[Table 5-36](#), [Table 5-37](#), and [Figure 5-29](#) present timing requirements for CPSW2G RMIIT receive.

Table 5-36. Timing Requirements for RMIIT[x]_REFCLK – RMIIT Mode

NO.	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
RMIIT1	$t_c(REF_CLK)$	Cycle time, REF_CLK	19.999	20.001		ns
RMIIT2	$t_w(REF_CLKH)$	Pulse Duration, REF_CLK High	7		13	ns
RMIIT3	$t_w(REF_CLKL)$	Pulse Duration, REF_CLK Low	7		13	ns





Figure 5-29. RMII[x]_REFCLK Timing – RMII Mode

Table 5-37. Timing Requirements for RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RXER – RMII Mode

NO.	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
RMII4	$t_{su}(RXD_REF_CLK)$	Setup time, RXD[1:0] valid before REF_CLK	4			ns
	$t_{su}(CRS_DV_REF_CLK)$	Setup time, CRS_DV valid before REF_CLK	4			ns
	$t_{su}(RX_ER_REF_CLK)$	Setup time, RX_ER valid before REF_CLK	4			ns
RMII5	$t_h(REF_CLK_RXD)$	Hold time, RXD[1:0] valid after REF_CLK	2			ns
	$t_h(REF_CLK_CRS_DV)$	Hold time, CRS_DV valid after REF_CLK	2			ns
	$t_h(REF_CLK_RX_ER)$	Hold time, RX_ER valid after REF_CLK	2			ns



SPRSP08_CPSW2G_RMIIRX


Figure 5-30. RMII[x]_RXD[1:0], RMII[x]_CRS_DV, RMII[x]_RXER Timing – RMII Mode

Table 5-38, Table 5-38, and Figure 5-31 present switching characteristics for CPSW2G RMII Transmit.

Table 5-38. Switching Characteristics for RMII[x]_TXD[1:0], and RMII[x]_TXEN – RMII Mode

NO.	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
RMII6	$t_d(REF_CLK_TXD)$	Delay time, REF_CLK High to TXD[1:0] valid	2		13	ns
	$t_d(REF_CLK_TXEN)$	Delay time, REF_CLK to TXEN valid	2		13	ns
RMII7	$t_r(TXD)$	Rise Time, TXD Outputs	1		5	ns
	$t_r(TX_EN)$	Rise Time, TX_EN Output	1		5	ns
RMII8	$t_f(TXD)$	Fall Time, TXD Outputs	1		5	ns
	$t_f(TX_EN)$	Fall Time, TX_EN Output	1		5	ns

ADVANCE INFORMATION



SPRSP08_CPSW2G_RMII_TX

Figure 5-31. RMIIX_TXD[1:0], RMIIX_TXEN Timing – RMIIX Mode

5.11.5.3.3 CPSW2G RGMII Timings

Table 5-39, Table 5-40, and Figure 5-32 present timing requirements for receive RGMII operation.

Table 5-39. Timing Requirements for RGMII[x]_RCLK – RGMII Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	TYP	MAX	UNIT
RGMII1	$t_{c(RXC)}$	Cycle time, RXC	10Mbps	360		440	ns
			100Mbps	36		44	ns
			1000Mbps	7.2		8.8	ns
RGMII2	$t_{w(RXCH)}$	Pulse duration, RXC high	10Mbps	160		240	ns
			100Mbps	16		24	ns
			1000Mbps	3.6		4.4	ns
RGMII3	$t_{w(RXCL)}$	Pulse duration, RXC low	10Mbps	160		240	ns
			100Mbps	16		24	ns
			1000Mbps	3.6		4.4	ns
RGMII4	$t_t(RXC)$	Transition time, RXC	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns


Table 5-40. Timing Requirements for RGMII[x]_RD[3:0], and RGMII[x]_RCTL – RGMII Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	TYP	MAX	UNIT
RGMII5	$t_{su(RD-RXC)}$	Setup time, RD[3:0] valid before RXC high/low	10Mbps	1			ns
			100Mbps	1			ns
			1000Mbps	1			ns
RGMII5	$t_{su(RX_CTL-RXC)}$	Setup time, RX_CTL valid before RXC high/low	10Mbps	1			ns
			100Mbps	1			ns
			1000Mbps	1			ns
RGMII6	$t_h(RXC-RD)$	Hold time, RD[3:0] valid after RXC high/low	10Mbps	1			ns
			100Mbps	1			ns
			1000Mbps	1			ns
RGMII6	$t_h(RXC-RX_CTL)$	Hold time, RX_CTL valid after RXC high/low	10Mbps	1			ns
			100Mbps	1			ns
			1000Mbps	1			ns

ADVANCE INFORMATION

Table 5-40. Timing Requirements for RGMII[x]_RD[3:0], and RGMII[x]_RCTL – RGMII Mode (continued)

NO.	PARAMETER	DESCRIPTION	MODE	MIN	TYP	MAX	UNIT
RGMII7	$t_{t(RD)}$	Transition time, RD	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns
	$t_{t(RX_CTL)}$	Transition time, RX_CTL	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns



- A. RGMII_RXC must be externally delayed relative to the data and control pins.
- B. Data and control information is received using both edges of the clocks. RGMII_RXD[3:0] carries data bits 3-0 on the rising edge of RGMII_RXC and data bits 7-4 on the falling edge of RGMII_RXC. Similarly, RGMII_RXCTL carries RXDV on rising edge of RGMII_RXC and RXERR on falling edge of RGMII_RXC.

Figure 5-32. CPSW2G Receive Interface Timing, RGMII Operation

Table 5-41, Table 5-42, and Figure 5-33 present switching characteristics for transmit - RGMII for 10 Mbps, 100 Mbps, and 1000 Mbps.


Table 5-41. Switching Characteristics for RGMII[x]_TCLK – RGMII Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	TYP	MAX	UNIT
RGMII1	$t_c(TXC)$	Cycle time, TXC	10Mbps	360		440	ns
			100Mbps	36		44	ns
			1000Mbps	7.2		8.8	ns
RGMII2	$t_w(TXCH)$	Pulse duration, TXC high	10Mbps	160		240	ns
			100Mbps	16		24	ns
			1000Mbps	3.6		4.4	ns
RGMII3	$t_w(TXCL)$	Pulse duration, TXC low	10Mbps	160		240	ns
			100Mbps	16		24	ns
			1000Mbps	3.6		4.4	ns
RGMII4	$t_t(TXC)$	Transition time, TXC	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns

ADVANCE INFORMATION

Table 5-42. Switching Characteristics for RGMII[x]_TD[3:0], and RGMII[x]_TCTL – RGMII Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	TYP	MAX	UNIT
RGMII5	$t_{sk(TD-TXC)}$	TD to TXC output skew	10Mbps	-0.5		0.5	ns
			100Mbps	-0.5		0.5	ns
			1000Mbps	-0.5		0.5	ns
	$t_{sk(TX_CTL-TXC)}$	TX_CTL to TXC output skew	10Mbps	-0.5		0.5	ns
			100Mbps	-0.5		0.5	ns
			1000Mbps	-0.5		0.5	ns
RGMII6	$t_t(TD)$	Transition time, TD	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns
	$t_t(TX_CTL)$	Transition time, TX_CTL	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns



- A. TXC is delayed internally before being driven to the RGMII[x]_TXC pin. This internal delay is always enabled.
- B. Data and control information is received using both edges of the clocks. RGMII_TXD[3:0] carries data bits 3-0 on the rising edge of RGMII_TXC and data bits 7-4 on the falling edge of RGMII_TXC. Similarly, RGMII_TXCTL carries TXDV on rising edge of RGMII_TXC and RTXERR on falling edge of RGMII_TXC.

Figure 5-33. CPSW2G Transmit Interface Timing RGMII Mode

For more information, see *Gigabit Ethernet MAC (MCU_CPSW0)* section in *Peripherals* chapter in the device TRM.

5.11.5.4 CPSW9G

For more details about features and additional description information on the device Gigabit Ethernet MAC, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

5.11.5.4.1 CPSW9G MDIO Interface Timings

[Table 5-43](#), [Table 5-44](#), and [Figure 5-34](#) present timing requirements for MDIO.

Table 5-43. Timing Requirements for MDIO Input

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
MDIO1	$t_{su(MDIO_MDC)}$	Setup time, MDIO_DATA valid before MDIO_CLK high	90		ns
MDIO2	$t_h(MDIO_MDC)$	Hold time, MDIO_DATA valid after MDIO_CLK high	0		ns

Table 5-44. Switching Characteristics Over Recommended Operating Conditions for MDIO Output

NO.	PARAMETER		MIN	MAX	UNIT
MDIO3	$t_{c(MDC)}$	Cycle time, MDIO_CLK	400		ns
MDIO4	$t_{w(MDCH)}$	Pulse Duration, MDIO_CLK high	160		ns
MDIO5	$t_{w(MDCL)}$	Pulse Duration, MDIO_CLK low	160		ns
MDIO6	$t_t(MDC)$	Transition time, MDIO_CLK		5	ns
MDIO7	$t_d(MDC_MDIO)$	Delay time, MDIO_CLK High to MDIO_DATA valid	10	390	ns




Figure 5-34. CPSW9G MDIO Diagrams Receive and Transmit

5.11.5.4.2 CPSW9G RMIITimings

Table 5-45, Table 5-46, and Figure 5-35 present timing requirements for CPSW9G RMIIT receive.

Table 5-45. Timing Requirements for RMIIX[*x*]_REFCLK – RMIIT Mode

NO.	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
RMIIT1	$t_{c(REF_CLK)}$	Cycle time, REF_CLK	19.999	20.001		ns
RMIIT2	$t_{w(REF_CLKH)}$	Pulse Duration, REF_CLK High	7		13	ns
RMIIT3	$t_{w(REF_CLKL)}$	Pulse Duration, REF_CLK Low	7		13	ns





Figure 5-35. RMIIX[*x*]_REFCLK Timing – RMIIT Mode

Table 5-46. Timing Requirements for RMIIX[*x*]_RXD[1:0], RMIIX[*x*]_CRS_DV, and RMIIX[*x*]_RXER – RMIIT Mode

NO.	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
RMIIT4	$t_{su(RXD-REF_CLK)}$	Setup time, RXD[1:0] valid before REF_CLK	4			ns
	$t_{su(CRS_DV-REF_CLK)}$	Setup time, CRS_DV valid before REF_CLK	4			ns
	$t_{su(RX_ER-REF_CLK)}$	Setup time, RX_ER valid before REF_CLK	4			ns

Table 5-46. Timing Requirements for RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RXER – RMII Mode (continued)

NO.	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
RMII5	$t_{h(REF_CLK-RXD)}$	Hold time RXD[1:0] valid after REF_CLK	2			ns
	$t_{h(REF_CLK-CRS_DV)}$	Hold time, CRS_DV valid after REF_CLK	2			ns
	$t_{h(REF_CLK-RX_ER)}$	Hold time, RX_ER valid after REF_CLK	2			ns




SPRSP08_CPSW2G_RMII RX

Figure 5-36. RMII[x]_RXD[1:0], RMII[x]_CRS_DV, RMII[x]_RXER Timing – RMII Mode

Table 5-47, Table 5-38, and Figure 5-37 present switching characteristics for CPSW9G RMII transmit.

Table 5-47. Switching Characteristics for RMII[x]_TXD[1:0], and RMII[x]_TXEN – RMII Mode

NO.	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
RMII6	$t_{d(REF_CLK-TXD)}$	Delay time, REF_CLK High to TXD[1:0] valid	2		13	ns
	$t_{d(REF_CLK-TXEN)}$	Delay time, REF_CLK to TXEN valid	2		13	ns
RMII7	$t_r(TXD)$	Rise Time, TXD Outputs	1		5	ns
	$t_r(TX_EN)$	Rise Time, TX_EN Output	1		5	ns
RMII8	$t_f(TXD)$	Fall Time, TXD Outputs	1		5	ns
	$t_f(TX_EN)$	Fall Time, TX_EN Output	1		5	ns



SPRSP08_CPSW2G_RMII TX

Figure 5-37. RMII[x]_TXD[1:0], RMII[x]_TXEN Timing – RMII Mode

5.11.5.4.3 CPSW9G RGMII Timings

Table 5-48, Table 5-49, and Figure 5-38 present timing requirements for receive RGMII operation.

Table 5-48. Timing Requirements for RGMII[x]_RCLK – RGMII Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	TYP	MAX	UNIT
RGMII1	$t_c(RXC)$	Cycle time, RXC	10Mbps	360		440	ns
			100Mbps	36		44	ns
			1000Mbps	7.2		8.8	ns


Table 5-48. Timing Requirements for RGMII[x]_RCLK – RGMII Mode (continued)

NO.	PARAMETER	DESCRIPTION	MODE	MIN	TYP	MAX	UNIT
RGMII2	$t_{w(RXCH)}$	Pulse duration, RXC high	10Mbps	160		240	ns
			100Mbps	16		24	ns
			1000Mbps	3.6		4.4	ns
RGMII3	$t_{w(RXCL)}$	Pulse duration, RXC low	10Mbps	160		240	ns
			100Mbps	16		24	ns
			1000Mbps	3.6		4.4	ns
RGMII4	$t_{t(RXC)}$	Transition time, RXC	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns

Table 5-49. Timing Requirements for RGMII[x]_RD[3:0], and RGMII[x]_RCTL – RGMII Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	TYP	MAX	UNIT
RGMII5	$t_{su(RD-RXC)}$	Setup time, RD[3:0] valid before RXC high/low	10Mbps	1			ns
			100Mbps	1			ns
			1000Mbps	1			ns
	$t_{su(RX_CTL-RXC)}$	Setup time, RX_CTL valid before RXC high/low	10Mbps	1			ns
			100Mbps	1			ns
			1000Mbps	1			ns
RGMII6	$t_h(RXC-RD)$	Hold time, RD[3:0] valid after RXC high/low	10Mbps	1			ns
			100Mbps	1			ns
			1000Mbps	1			ns
	$t_h(RXC-RX_CTL)$	Hold time, RX_CTL valid after RXC high/low	10Mbps	1			ns
			100Mbps	1			ns
			1000Mbps	1			ns
RGMII7	$t_{t(RD)}$	Transition time, RD	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns
	$t_{t(RX_CTL)}$	Transition time, RX_CTL	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns

ADVANCE INFORMATION



- A. RGMII_RXC must be externally delayed relative to the data and control pins.
- B. Data and control information is received using both edges of the clocks. RGMII_RXD[3:0] carries data bits 3-0 on the rising edge of RGMII_RXC and data bits 7-4 on the falling edge of RGMII_RXC. Similarly, RGMII_RXCTL carries RXDV on rising edge of RGMII_RXC and RXERR on falling edge of RGMII_RXC.

Figure 5-38. CPSW9G Receive Interface Timing, RGMII Operation


Table 5-50, Table 5-51, and Figure 5-39 present switching characteristics for transmit - RGMII for 10 Mbps, 100 Mbps, and 1000 Mbps.

Table 5-50. Switching Characteristics for RGMII[x]_TCLK – RGMII Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	TYP	MAX	UNIT
RGMII1	$t_{c(TXC)}$	Cycle time, TXC	10Mbps	360		440	ns
			100Mbps	36		44	ns
			1000Mbps	7.2		8.8	ns
RGMII2	$t_{w(TXCH)}$	Pulse duration, TXC high	10Mbps	160		240	ns
			100Mbps	16		24	ns
			1000Mbps	3.6		4.4	ns
RGMII3	$t_{w(TXCL)}$	Pulse duration, TXC low	10Mbps	160		240	ns
			100Mbps	16		24	ns
			1000Mbps	3.6		4.4	ns
RGMII4	$t_t(TXC)$	Transition time, TXC	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns

Table 5-51. Switching Characteristics for RGMII[x]_TD[3:0], and RGMII[x]_TCTL – RGMII Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	TYP	MAX	UNIT
RGMII5	$t_{sk(TD-TXC)}$	TD to TXC output skew	10Mbps	-0.5		0.5	ns
			100Mbps	-0.5		0.5	ns
			1000Mbps	-0.5		0.5	ns
	$t_{sk(TX_CTL-TXC)}$	TX_CTL to TXC output skew	10Mbps	-0.5		0.5	ns
			100Mbps	-0.5		0.5	ns
			1000Mbps	-0.5		0.5	ns
RGMII6	$t_t(TD)$	Transition time, TD	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns
	$t_t(TX_CTL)$	Transition time, TX_CTL	10Mbps			0.75	ns
			100Mbps			0.75	ns
			1000Mbps			0.75	ns



- A. TXC is delayed internally before being driven to the RGMII[x]_TxC pin. This internal delay is always enabled.
- B. Data and control information is received using both edges of the clocks. RGMII_TXD[3:0] carries data bits 3-0 on the rising edge of RGMII_TXC and data bits 7-4 on the falling edge of RGMII_TXC. Similarly, RGMII_TXCTL carries TXDV on rising edge of RGMII_TXC and RTXERR on falling edge of RGMII_TXC.

Figure 5-39. CPSW9G Transmit Interface Timing RGMII Mode

For more information, see *Gigabit Ethernet Switch (CPSW0)* section in *Peripherals* chapter in the device TRM.

5.11.5.5 CSI2

NOTE

For more information, see the Camera Serial Interface 2 CAL Bridge chapter in the device TRM.

The camera adaptation layer (CAL) deals with the processing of the pixel data coming from an external image sensor, data from memory. The CAL is a key component for the following multimedia applications: camera viewfinder, video record, and still image capture. The CAL has two serial camera interfaces (primary and secondary):

- The primary serial interface (CSI2 Port) is compliant with MIPI CSI-2 protocol with four data lanes.

5.11.5.5.1 CSI-2 MIPI D-PHY

The CSI-2 port is compliant with the MIPI D-PHY RX specification v1.01.00 and the MIPI CSI-2 specification, with 4 data differential lanes plus 1 clock differential lane in synchronous mode, double data rate:

- 1.5 Gbps (750 MHz) for each lane.

For more information, see *Camera Subsystem* section in *Peripherals* chapter in the device TRM.

5.11.5.6 DDRSS

For more details about features and additional description information on the device LPDDR4 Memory Interfaces, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

The device has dedicated interface to LPDDR4. It supports JEDEC JESD79-3-1, JESD79-4B, and JESD209-4B standards compliant LPDDR4 SDRAM devices with the following features:

- 32-bit data path to external SDRAM memory
- Memory device capacity: Up to 32GB address space available over one chip select

[Table 5-52](#) and [Figure 5-40](#) present switching characteristics for DDRSS.

Table 5-52. Switching Characteristics for DDRSS

NO.	PARAMETER		DDR TYPE	MODE	MIN	MAX	UNIT
1	t _{c(DDR_CKP/DDR_CKN)}	Cycle time, DDR_CKP and DDR_CKN	LPDDR4	DDR PHY PLL: DDRPHY_PLLCR0[31] = 0	0.536	3.003	ns
DDR PHY PLL bypassed: DDRPHY_PLLCR0[31] = 1				TBD	TBD		




Figure 5-40. DDRSS Memory Interface Clock Timing

For more information, see *DDR Subsystem (DDRSS)* section in *Memory Controllers* chapter in the device TRM.

5.11.5.7 DSS

For more details about features and additional description information on the device Display Subsystem – Video Output Ports, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).


[Table 5-53](#), [Table 5-54](#), [Figure 5-41](#) and [Figure 5-42](#) assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 5-53. DPI Video Output Switching Characteristics⁽²⁾

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
D1	$t_c(\text{VOUT}(x)\text{_PCLK})$	Cycle time, VOUT(x)_PCLK	6.06		ns
D2	$t_w(\text{VOUT}(x)\text{_PCLKL})$	Pulse duration, VOUT(x)_PCLK low	$0.475 \times P^{(1)}$		ns
D3	$t_w(\text{VOUT}(x)\text{_PCLKH})$	Pulse duration, VOUT(x)_PCLK high	$0.475 \times P^{(1)}$		ns
D4	$t_d(\text{VOUT}(x)\text{_PCLK-}$ $\text{VOUT_DATA})$	Delay time, VOUT(x)_PCLK to VOUT(x)_DATA[23:0]	-0.68	1.78	ns
D5	$t_d(\text{VOUT}(x)\text{_PCLK-}$ $\text{VOUT_CTRL})$	Delay time, VOUT(x)_PCLK to VOUT(x)_VSYNC, VOUT(x)_HSYNC, VOUT(x)_DE	-0.68	1.78	ns

(1) P = output VOUT(x)_PCLK period in ns.

(2) x in VOUT(x) = 1 or 2



(1) The configuration of assertion of the data can be programmed on the falling or rising edge of the pixel clock.

(2) The polarity and the pulse width of VOUT(x)_HSYNC and VOUT(x)_VSYNC are programmable, refer to *Display Subsystem (DSS)* section in *Peripherals* chapter in the device TRM.

(3) The VOUT(x)_PCLK frequency can be configured, refer to *Display Subsystem* section in *Peripherals* chapter in the device TRM.

(4) x in VOUT(x) = 1 or 2


Figure 5-41. DPI Video Output ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

Table 5-54. DPI External Pixel Clock Input Timing Requirements⁽²⁾

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
D6	$t_{c(VOUT(x)_EXTPCLKIN)}$	Cycle time, VOUT(x)_EXTPCLKIN	6.06		ns
D7	$t_{w(VOUT(x)_EXTPCLKIN)}$	Pulse duration, VOUT(x)_EXTPCLKIN low	$0.45 \times P^{(1)}$		ns
D8	$t_{w(VOUT(x)_EXTPCLKIN)}$	Pulse duration, VOUT(x)_EXTPCLKIN high	$0.45 \times P^{(1)}$		ns

(1) P = output VOUT(x)_PCLK period in ns.

(2) x in VOUT(x) = 1 or 2



(1) x in VOUT(x) = 1 or 2

Figure 5-42. DPI External Pixel Clock Input⁽¹⁾

For more information, see *Display Subsystem (DSS) and Peripherals* section in *Peripherals* chapter in the device TRM.

5.11.5.8 eCAP

The supported features by the device eCAP are:

- 32-bit time base counter
- 4-event time-stamp registers (each 32 bits)
- Independent edge polarity selection for up to four sequenced time-stamp capture events
- Interrupt capabilities on any of the four capture events
- Input capture signal pre-scaling (from 1 to 16)
- Support of different capture modes (single shot capture, continuous mode capture, absolute timestamp capture or difference mode time-stamp capture)

Table 5-55 and Table 5-56 present timing and switching characteristics for eCAP (see Figure 5-43 and Figure 5-44).

Table 5-55. Timing Requirements for eCAP

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
CAP1	$t_{w(CAP)}$	Pulse duration, capture input (asynchronous)	$2 + 2P^{(1)}$		ns

(1) P = sysclk




Figure 5-43. eCAP Input Timings

Table 5-56. Switching Characteristics for eCAP

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
CAP2	$t_{w(APWM)}$	Pulse duration, APWMx output high/low	$-2 + 2P^{(1)}$		ns

(1) P = sysclk



Figure 5-44. eCAP Output Timings

For more information, see *Enhanced Capture (ECAP) Module* section in *Peripherals* chapter in the device TRM.

5.11.5.9 eHRPWM

The supported features by the device eHRPWM are:

- Dedicated 16-bit time-base counter with period and frequency control
- Two independent PWM outputs which can be used in different configurations (with single-edge operation, with dual-edge symmetric operation or one independent PWM output with dual-edge asymmetric operation)
- Asynchronous override control of PWM signals during fault conditions
- Programmable phase-control support for lag or lead operation relative to other EPWM modules
- Dead-band generation with independent rising and falling edge delay control
- Programmable trip zone allocation of both latched and un-latched fault conditions
- Events enabling to trigger both CPU interrupts and start of ADC conversions

Table 5-57, Table 5-58 and present timing and switching characteristics for eHRPWM (see Figure 5-45, Figure 5-46, Figure 5-47, and Figure 5-48).

Table 5-57. Timing Requirements for eHRPWM

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PWM1	$t_w(PWM)$	Pulse duration, PWM output high/low	$-3 + 1P^{(1)}$		ns
PWM2	$t_w(SYNCOUT)$	Pulse duration, Sync output	$-3 + 1P^{(1)}$		ns
PWM3	$t_d(TZ-PWM)$	Delay time, trip input active to PWM forced high/low		11	ns
PWM4	$t_d(TZ-PWMZ)$	Delay time, trip input active to PWM Hi-Z		11	ns
PWM5	$t_w(SOC)$	Pulse duration, SOC output (asynchronous)	$-3 + 1P^{(1)}$		ns

(1) P = sysclk




Figure 5-45. EPWM_A/B_out, ePWM_SYNCO, and ePWM_SOCA/B Input Timings

ADVANCE INFORMATION




Figure 5-46. EPWM_A/B and ePWM_TZn_IN Forced High/Low Input Timings




Figure 5-47. EPWM_A/B and ePWM_TZn_IN Hi-Z Input Timings

Table 5-58. Switching Characteristics for eHRPWM

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
PWM6	$t_w(\text{SYNCIN})$	Pulse duration, Sync input (asynchronous)	$2 + 2P^{(1)}$		ns
PWM7	$t_w(\text{TZ})$	Pulse duration, TZx input low (asynchronous)	$2 + 3P^{(1)}$		ns

(1) P = sysclk




Figure 5-48. ePWM_SYNCIN and ePWM_TZn_IN Output Timings

For more information, see *Enhanced Pulse Width Modulation (EPWM) Module* section in *Peripherals* chapter in the device TRM.

5.11.5.10 eQEP

The supported features by the device eQEP are:


- Input Synchronization
- Three Stage/Six Stage Digital Noise Filter
- Quadrature Decoder Unit
- Position Counter and Control unit for position measurement
- Quadrature Edge Capture unit for low speed measurement
- Unit Time base for speed/frequency measurement
- Watchdog Timer for detecting stalls

Table 5-59 and Table 5-60 present timing requirements and switching characteristics for eQEP (see Figure 5-49).

Table 5-59. Timing Requirements for eQEP

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
QEP1	$t_{w(QEP)}$	Pulse duration, QEP input	$2 + 2P^{(1)}$		ns
QEP2	$t_{w(QEPIH)}$	Pulse duration, QEP Index input high	$2 + 2P^{(1)}$		ns
QEP3	$t_{w(QEPI L)}$	Pulse duration, QEP Index input low	$2 + 2P^{(1)}$		ns
QEP4	$t_{w(QEP SH)}$	Pulse duration, QEP Strobe high	$2 + 2P^{(1)}$		ns
QEP5	$t_{w(QEP SL)}$	Pulse duration, QEP Strobe low	$2 + 2P^{(1)}$		ns

(1) P = sysclk



EPERIPHERALS_TIMING_03

Figure 5-49. eQEP Input Timings

Table 5-60. Switching Characteristics for eQEP

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
QEP6	$t_{d(QEP-CNTR)}$	Delay time, external clock to counter increment		24	ns

For more information, see *Enhanced Quadrature Encoder Pulse (EQEP) Module* section in *Peripherals* chapter in the device TRM.

5.11.5.11 GPIO

The device has ten instances of GPIO modules. The GPIO modules are integrated in three groups.

- Group one: WKUP_GPIO0 and WKUP_GPIO1
- Group two: GPIO0, GPIO2, GPIO4, and GPIO6
- Group three: GPIO1, GPIO3, GPIO5, and GPIO7

Within each group, exactly one module is selected to control the corresponding I/O pins and pin interrupts.

The GPIO pins are grouped into banks (16 pins per bank), which means that each GPIO module provides up to 144 dedicated general-purpose pins with input and output capabilities; thus, the general-purpose interface supports up to 432 (3 instances × 9 banks × 16 pins) pins. Since WKUP_GPIOu_[84:143] (u = 0, 1), GPIO n_[128:143] (n = 0, 2, 4, 6), and GPIO m_[36:143] (m = 1, 3, 5, 7) are reserved in this device, general purpose interface supports up to 248 I/O pins.

For more details about features and additional description information on the device General-Purpose Interface, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

NOTE

The general-purpose input/output *i* (*i* = 0 to 1) is also referred to as GPIO*i*.

Table 5-61 and Table 5-62 present timings and switching characteristics of the GPIO Interface.

Table 5-61. GPIO Timing Requirements

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
GP2	$t_{w(GPIO_IN)}$	Minimum Input Pulse Width	2.6 + 2P ⁽¹⁾		ns

(1) P = functional clock period in ns.

Table 5-62. GPIO Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
GP1	$t_{w(GPIO_OUT)}$	Minimum Output Pulse Width	-3.6 + 0.975P ⁽¹⁾		ns

(1) P = functional clock period in ns.

For more information, see *General-Purpose Interface (GPIO)* section in *Peripherals* chapter in the device TRM.

5.11.5.12 GPMC

For more details about features and additional description information on the device General-Purpose Memory Controller, see the corresponding sections within Section 4.3, *Signal Descriptions* and Section 6, *Detailed Description*.

5.11.5.12.1 GPMC and NOR Flash — Synchronous Mode

Table 5-63 and Table 5-64 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-50 through Figure 5-54).

Table 5-63. GPMC and NOR Flash Timing Requirements — Synchronous Mode

NO.	PARAMETER	DESCRIPTION	MODE ⁽³⁾	MIN	MAX	MIN	MAX	UNIT
				100 MHz		133 MHz		
F12	$t_{su(dv-clkH)}$	Setup time, input data GPMC_AD[15:0] valid before output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.81		1.11		ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.06				ns
F13	$t_{h(clkH-dV)}$	Hold time, input data GPMC_AD[15:0] valid after output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.78		2.28		ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.78				ns
F21	$t_{su(waitV-clkH)}$	Setup time, input wait GPMC_WAIT[j] valid before output clock GPMC_CLK high ⁽¹⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.81		1.11		ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.06				ns
F22	$t_{h(clkH-waitV)}$	Hold time, input wait GPMC_WAIT[j] valid after output clock GPMC_CLK high ⁽¹⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.78		2.28		ns
			not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	1.78				ns

- (1) In GPMC_WAIT[j], j is equal to 0 or 1.
- (2) Wait monitoring support is limited to a WaitMonitoringTime value > 0. For a full description of wait monitoring feature, see *General-Purpose Memory Controller (GPMC)* section in the device TRM.
- (3) For div_by_1_mode:
 - GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:
 - GPMC_CLK frequency = GPMC_FCLK frequency

For not_div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 1h to 3h:
 - GPMC_CLK frequency = GPMC_FCLK frequency / (2 to 4)

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 01 = PER1_PLL_CLKOUT / 3 = 300 / 3 = 100MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESTIME, PAGEBURSTACCESTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)

Table 5-64. GPMC and NOR Flash Switching Characteristics – Synchronous Mode⁽²⁾

NO.	PARAMETER	DESCRIPTION	MODE ⁽²⁰⁾	MIN	MAX	MIN	MAX	UNIT
				100 MHz		133 MHz		
F0	1 / tc(clk)	Period, output clock GPMC_CLK ⁽¹⁸⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	10		7.52		ns
F1	t _w (clkH)	Typical pulse duration, output clock GPMC_CLK high	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-0.3+ 0.475* P ⁽¹⁵⁾		-0.3+ 0.475* P ⁽¹⁵⁾		ns
F1	t _w (clkL)	Typical pulse duration, output clock GPMC_CLK low	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-0.3+ 0.475* P ⁽¹⁵⁾		-0.3+ 0.475* P ⁽¹⁵⁾		ns
	t _{dc} (clk)	Duty cycle error, output clock GPMC_CLK	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-500	500	-500	500	ps
	t _J (clk)	Jitter standard deviation, output clock GPMC_CLK ⁽¹⁹⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		33.33		33.33	ps
	t _R (clk)	Rise time, output clock GPMC_CLK	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2		2	ns
	t _F (clk)	Fall time, output clock GPMC_CLK	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2		2	ns
	t _R (do)	Rise time, output data GPMC_AD[15:0]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2		2	ns
	t _F (do)	Fall time, output data GPMC_AD[15:0]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2		2	ns
F2	t _d (clkH-CSnV)	Delay time, output clock GPMC_CLK rising edge to output chip select GPMC_CS[n] transition ⁽¹⁴⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	-2.2+F ₍₆₎	3.75+ F ₍₆₎	-2.2+F ₍₆₎	3.75+ F ₍₆₎	ns
F3	t _d (clkH-CSn[i]V)	Delay time, output clock GPMC_CLK rising edge to output chip select GPMC_CS[n] invalid ⁽¹⁴⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	-2.2+E ₍₅₎	3.75+ E ₍₅₎	-2.2+E ₍₅₎	3.75+ E ₍₅₎	ns
F4	t _d (aV-clk)	Delay time, output address GPMC_A[27:1] valid to output clock GPMC_CLK first edge	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+B ₍₂₎	4.5+B ₍₂₎	-2.3+B ₍₂₎	4.5+B ₍₂₎	ns

Table 5-64. GPMC and NOR Flash Switching Characteristics – Synchronous Mode⁽²⁾ (continued)

NO.	PARAMETER	DESCRIPTION	MODE ⁽²⁰⁾	MIN	MAX	MIN	MAX	UNIT
				100 MHz		133 MHz		
F5	$t_{d(\text{clkH-aIV})}$	Delay time, output clock GPMC_CLK rising edge to output address GPMC_A[27:1] invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3	4.5	-2.3	4.5	ns
F6	$t_{d(\text{be[x]nV-clk})}$	Delay time, output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n valid to output clock GPMC_CLK first edge	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+B ₍₂₎	1.9+B ₍₂₎	-2.3+B ₍₂₎	1.9+B ₍₂₎	ns
F7	$t_{d(\text{clkH-be[x]nIV})}$	Delay time, output clock GPMC_CLK rising edge to output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n invalid ⁽¹¹⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+D ₍₄₎	1.9+D ₍₄₎	-2.3+D ₍₄₎	1.9+D ₍₄₎	ns
F7	$t_{d(\text{clkL-be[x]nIV})}$	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n invalid ⁽¹²⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+D ₍₄₎	1.9+D ₍₄₎	-2.3+D ₍₄₎	1.9+D ₍₄₎	ns
F7	$t_{d(\text{clkL-be[x]nIV})}$	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n invalid ⁽¹³⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+D ₍₄₎	1.9+D ₍₄₎	-2.3+D ₍₄₎	1.9+D ₍₄₎	ns
F8	$t_{d(\text{clkH-advn})}$	Delay time, output clock GPMC_CLK rising edge to output address valid and address latch enable GPMC_ADVn_ALE transition	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	-2.3+G ₍₇₎	4.5+G ₍₇₎	-2.3+G ₍₇₎	4.5+G ₍₇₎	ns
F9	$t_{d(\text{clkH-advnIV})}$	Delay time, output clock GPMC_CLK rising edge to output address valid and address latch enable GPMC_ADVn_ALE invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	-2.3+D ₍₄₎	4.5+D ₍₄₎	-2.3+D ₍₄₎	4.5+D ₍₄₎	ns
F10	$t_{d(\text{clkH-oen})}$	Delay time, output clock GPMC_CLK rising edge to output enable GPMC_OEn_REn transition	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	-2.3H ₍₈₎	3.5+H ₍₈₎	-2.3H ₍₈₎	3.5+H ₍₈₎	ns
F11	$t_{d(\text{clkH-oenIV})}$	Delay time, output clock GPMC_CLK rising edge to output enable GPMC_OEn_REn invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	-2.3+E ₍₈₎	3.5+E ₍₈₎	-2.3+E ₍₈₎	3.5+E ₍₈₎	ns
F14	$t_{d(\text{clkH-wen})}$	Delay time, output clock GPMC_CLK rising edge to output write enable GPMC_WEn transition	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1; no extra_delay	-2.3+I ₍₉₎	4.5+I ₍₉₎	-2.3+I ₍₉₎	4.5+I ₍₉₎	ns
F15	$t_{d(\text{clkH-do})}$	Delay time, output clock GPMC_CLK rising edge to output data GPMC_AD[15:0] transition ⁽¹¹⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+J ₍₁₀₎	2.7+J ₍₁₀₎	-2.3+J ₍₁₀₎	2.7+J ₍₁₀₎	ns
F15	$t_{d(\text{clkL-do})}$	Delay time, GPMC_CLK falling edge to GPMC_AD[15:0] data bus transition ⁽¹²⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+J ₍₁₀₎	2.7+J ₍₁₀₎	-2.3+J ₍₁₀₎	2.7+J ₍₁₀₎	ns
F15	$t_{d(\text{clkL-do})}$	Delay time, GPMC_CLK falling edge to GPMC_AD[15:0] data bus transition ⁽¹³⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+J ₍₁₀₎	2.7+J ₍₁₀₎	-2.3+J ₍₁₀₎	2.7+J ₍₁₀₎	ns
F17	$t_{d(\text{clkH-be[x]n})}$	Delay time, output clock GPMC_CLK rising edge to output lower byte enable and command latch enable GPMC_BE0n_CLE transition ⁽¹¹⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+J ₍₁₀₎	1.9+J ₍₁₀₎	-2.3+J ₍₁₀₎	1.9+J ₍₁₀₎	ns
F17	$t_{d(\text{clkL-be[x]n})}$	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n transition ⁽¹²⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+J ₍₁₀₎	1.9+J ₍₁₀₎	-2.3+J ₍₁₀₎	1.9+J ₍₁₀₎	ns
F17	$t_{d(\text{clkL-be[x]n})}$	Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n transition ⁽¹³⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2.3+J ₍₁₀₎	1.9+J ₍₁₀₎	-2.3+J ₍₁₀₎	1.9+J ₍₁₀₎	ns
F18	$t_{w(\text{csnV})}$	Pulse duration, output chip select GPMC_CSn[i] low ⁽¹⁴⁾	Read	A ⁽¹⁾		A ⁽¹⁾		ns
			Write	A ⁽¹⁾		A ⁽¹⁾		ns

ADVANCE INFORMATION

Table 5-64. GPMC and NOR Flash Switching Characteristics – Synchronous Mode⁽²⁾ (continued)

NO.	PARAMETER	DESCRIPTION	MODE ⁽²⁰⁾	MIN	MAX	MIN	MAX	UNIT
				100 MHz		133 MHz		
F19	t _{w(be x)nV}	Pulse duration, output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n low	Read	C ⁽³⁾		C ⁽³⁾		ns
			Write	C ⁽³⁾		C ⁽³⁾		ns
F20	t _{w(advnV)}	Pulse duration, output address valid and address latch enable GPMC_ADVn_ALE low	Read	K ⁽¹⁶⁾		K ⁽¹⁶⁾		ns
			Write	K ⁽¹⁶⁾		K ⁽¹⁶⁾		ns

(1) For single read: $A = (CSRdOffTime - CSONTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$
 For burst read: $A = (CSRdOffTime - CSONTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$
 For burst write: $A = (CSWrOffTime - CSONTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$
 With n being the page burst access number.

(2) $B = ClkActivationTime \times GPMC_FCLK^{(17)}$

(3) For single read: $C = RdCycleTime \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$
 For burst read: $C = (RdCycleTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$
 For burst write: $C = (WrCycleTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$
 With n being the page burst access number.

(4) For single read: $D = (RdCycleTime - AccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$
 For burst read: $D = (RdCycleTime - AccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$
 For burst write: $D = (WrCycleTime - AccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$

(5) For single read: $E = (CSRdOffTime - AccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$
 For burst read: $E = (CSRdOffTime - AccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$
 For burst write: $E = (CSWrOffTime - AccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(17)}$

(6) For csn falling edge (CS activated):

- Case GPMCFCLKDIVIDER = 0:
 - $F = 0.5 \times CSEExtraDelay \times GPMC_FCLK^{(17)}$
- Case GPMCFCLKDIVIDER = 1:
 - $F = 0.5 \times CSEExtraDelay \times GPMC_FCLK^{(17)}$ if (ClkActivationTime and CSONTime are odd) or (ClkActivationTime and CSONTime are even)
 - $F = (1 + 0.5 \times CSEExtraDelay) \times GPMC_FCLK^{(17)}$ otherwise
- Case GPMCFCLKDIVIDER = 2:
 - $F = 0.5 \times CSEExtraDelay \times GPMC_FCLK^{(17)}$ if ((CSONTime - ClkActivationTime) is a multiple of 3)
 - $F = (1 + 0.5 \times CSEExtraDelay) \times GPMC_FCLK^{(17)}$ if ((CSONTime - ClkActivationTime - 1) is a multiple of 3)
 - $F = (2 + 0.5 \times CSEExtraDelay) \times GPMC_FCLK^{(17)}$ if ((CSONTime - ClkActivationTime - 2) is a multiple of 3)

(7) For ADV falling edge (ADV activated):

- Case GPMCFCLKDIVIDER = 0:
 - $G = 0.5 \times ADVExtraDelay \times GPMC_FCLK^{(17)}$
- Case GPMCFCLKDIVIDER = 1:
 - $G = 0.5 \times ADVExtraDelay \times GPMC_FCLK^{(17)}$ if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime are even)
 - $G = (1 + 0.5 \times ADVExtraDelay) \times GPMC_FCLK^{(17)}$ otherwise
- Case GPMCFCLKDIVIDER = 2:
 - $G = 0.5 \times ADVExtraDelay \times GPMC_FCLK^{(17)}$ if ((ADVOnTime - ClkActivationTime) is a multiple of 3)
 - $G = (1 + 0.5 \times ADVExtraDelay) \times GPMC_FCLK^{(17)}$ if ((ADVOnTime - ClkActivationTime - 1) is a multiple of 3)
 - $G = (2 + 0.5 \times ADVExtraDelay) \times GPMC_FCLK^{(17)}$ if ((ADVOnTime - ClkActivationTime - 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Reading mode:

- Case GPMCFCLKDIVIDER = 0:
 - $G = 0.5 \times ADVExtraDelay \times GPMC_FCLK^{(17)}$
- Case GPMCFCLKDIVIDER = 1:
 - $G = 0.5 \times ADVExtraDelay \times GPMC_FCLK^{(17)}$ if (ClkActivationTime and ADVrOffTime are odd) or (ClkActivationTime and ADVrOffTime are even)
 - $G = (1 + 0.5 \times ADVExtraDelay) \times GPMC_FCLK^{(17)}$ otherwise
- Case GPMCFCLKDIVIDER = 2:
 - $G = 0.5 \times ADVExtraDelay \times GPMC_FCLK^{(17)}$ if ((ADVrOffTime - ClkActivationTime) is a multiple of 3)
 - $G = (1 + 0.5 \times ADVExtraDelay) \times GPMC_FCLK^{(17)}$ if ((ADVrOffTime - ClkActivationTime - 1) is a multiple of 3)
 - $G = (2 + 0.5 \times ADVExtraDelay) \times GPMC_FCLK^{(17)}$ if ((ADVrOffTime - ClkActivationTime - 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Writing mode:

- Case GPMCFCLKDIVIDER = 0:
 - $G = 0.5 \times ADVExtraDelay \times GPMC_FCLK^{(17)}$
- Case GPMCFCLKDIVIDER = 1:
 - $G = 0.5 \times ADVExtraDelay \times GPMC_FCLK^{(17)}$ if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and ADVWrOffTime are even)
 - $G = (1 + 0.5 \times ADVExtraDelay) \times GPMC_FCLK^{(17)}$ otherwise

- Case GPMCFCLKDIVIDER = 2:
 - $G = 0.5 \times \text{ADVExtraDelay} \times \text{GPMC_FCLK}^{(17)}$ if $((\text{ADVWrOffTime} - \text{ClkActivationTime})$ is a multiple of 3)
 - $G = (1 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ if $((\text{ADVWrOffTime} - \text{ClkActivationTime} - 1)$ is a multiple of 3)
 - $G = (2 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ if $((\text{ADVWrOffTime} - \text{ClkActivationTime} - 2)$ is a multiple of 3)
- (8) For OE falling edge (OE activated) and IO DIR rising edge (Data Bus input direction):
- Case GPMCFCLKDIVIDER = 0:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$
 - Case GPMCFCLKDIVIDER = 1:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$ if $(\text{ClkActivationTime}$ and OEOnTime are odd) or $(\text{ClkActivationTime}$ and OEOnTime are even)
 - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ otherwise
 - Case GPMCFCLKDIVIDER = 2:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$ if $((\text{OEOnTime} - \text{ClkActivationTime})$ is a multiple of 3)
 - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ if $((\text{OEOnTime} - \text{ClkActivationTime} - 1)$ is a multiple of 3)
 - $H = (2 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ if $((\text{OEOnTime} - \text{ClkActivationTime} - 2)$ is a multiple of 3)
- For OE rising edge (OE deactivated):
- Case GPMCFCLKDIVIDER = 0:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$
 - Case GPMCFCLKDIVIDER = 1:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$ if $(\text{ClkActivationTime}$ and OEOffTime are odd) or $(\text{ClkActivationTime}$ and OEOffTime are even)
 - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ otherwise
 - Case GPMCFCLKDIVIDER = 2:
 - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$ if $((\text{OEOffTime} - \text{ClkActivationTime})$ is a multiple of 3)
 - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ if $((\text{OEOffTime} - \text{ClkActivationTime} - 1)$ is a multiple of 3)
 - $H = (2 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ if $((\text{OEOffTime} - \text{ClkActivationTime} - 2)$ is a multiple of 3)
- (9) For WE falling edge (WE activated):
- Case GPMCFCLKDIVIDER = 0:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$
 - Case GPMCFCLKDIVIDER = 1:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$ if $(\text{ClkActivationTime}$ and WEOnTime are odd) or $(\text{ClkActivationTime}$ and WEOnTime are even)
 - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ otherwise
 - Case GPMCFCLKDIVIDER = 2:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$ if $((\text{WEOnTime} - \text{ClkActivationTime})$ is a multiple of 3)
 - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ if $((\text{WEOnTime} - \text{ClkActivationTime} - 1)$ is a multiple of 3)
 - $I = (2 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ if $((\text{WEOnTime} - \text{ClkActivationTime} - 2)$ is a multiple of 3)
- For WE rising edge (WE deactivated):
- Case GPMCFCLKDIVIDER = 0:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$
 - Case GPMCFCLKDIVIDER = 1:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$ if $(\text{ClkActivationTime}$ and WEOffTime are odd) or $(\text{ClkActivationTime}$ and WEOffTime are even)
 - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ otherwise
 - Case GPMCFCLKDIVIDER = 2:
 - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC_FCLK}^{(17)}$ if $((\text{WEOffTime} - \text{ClkActivationTime})$ is a multiple of 3)
 - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ if $((\text{WEOffTime} - \text{ClkActivationTime} - 1)$ is a multiple of 3)
 - $I = (2 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC_FCLK}^{(17)}$ if $((\text{WEOffTime} - \text{ClkActivationTime} - 2)$ is a multiple of 3)
- (10) $J = \text{GPMC_FCLK}^{(17)}$
- (11) First transfer only for CLK DIV 1 mode.
- (12) Half cycle; for all data after initial transfer for CLK DIV 1 mode.
- (13) Half cycle of GPMC_CLKOUT; for all data for modes other than CLK DIV 1 mode. GPMC_CLKOUT divide down from GPMC_FCLK.
- (14) In GPMC_CS*n*[*i*], *i* is equal to 0, 1, 2 or 3. In GPMC_WAIT[*j*], *j* is equal to 0 or 1.
- (15) $P = \text{GPMC_CLK}$ period in ns
- (16) For read: $K = (\text{ADVRdOffTime} - \text{ADVOnTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(17)}$
 For write: $K = (\text{ADVWrOffTime} - \text{ADVOnTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC_FCLK}^{(17)}$
- (17) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
- (18) Related to the GPMC_CLK output clock maximum and minimum frequencies programmable in the GPMC module by setting the GPMC_CONFIG1_i configuration register bit field GPMCFCLKDIVIDER.
- (19) The jitter probability density can be approximated by a Gaussian function.
- (20) For div_by_1_mode:
- GPMC_CONFIG1_i register: GPMCFCLKDIVIDER = 0h:
 - GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:


- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 01 = PER1_PLL_CLKOUT / 3 = 300 / 3 = 100MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)

For no extra_delay:


- GPMC_CONFIG2_i Register: CSEXTRADELAY = 0h = CSn Timing control signal is not delayed
- GPMC_CONFIG4_i Register: WEEXTRADELAY = 0h = nWE timing control signal is not delayed
- GPMC_CONFIG4_i Register: OEEXTRADELAY = 0h = nOE timing control signal is not delayed
- GPMC_CONFIG3_i Register: ADVEXTRADELAY = 0h = nADV timing control signal is not delayed



GPMC_01

- In GPMC_CS[n][i], i is equal to 0, 1, 2 or 3.
- In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 5-50. GPMC and NOR Flash — Synchronous Single Read (GPMCFCLKDIVIDER = 0)




- A. In GPMC_CS[n], i is equal to 0, 1, 2 or 3.
- B. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 5-51. GPMC and NOR Flash — Synchronous Burst Read — 4x16-bit (GPMCFCLKDIVIDER = 0)

ADVANCE INFORMATION


GPMC_02



GPMC_03

- A. In GPMC_CS[n], i is equal to 0, 1, 2 or 3.
- B. In GPMC_WAIT[j], j is equal to 0 or 1.


Figure 5-52. GPMC and NOR Flash—Synchronous Burst Write (GPMCFCLKDIVIDER = 0)



GPMC_04

- A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
- B. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 5-53. GPMC and Multiplexed NOR Flash — Synchronous Burst Read



GPMC_05

- A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
- B. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 5-54. GPMC and Multiplexed NOR Flash — Synchronous Burst Write

5.11.5.12.2 GPMC and NOR Flash — Asynchronous Mode

Table 5-65 and Table 5-66 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-55 through Figure 5-60).

Table 5-65. GPMC and NOR Flash Timing Requirements – Asynchronous Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
FA5 ⁽¹⁾	t _{acc(d)}	Data access time	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		H ⁽⁵⁾	ns
FA20 ⁽²⁾	t _{acc1-pgmode(d)}	Page mode successive data access time	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		P ⁽⁴⁾	ns
FA21 ⁽¹⁾	t _{acc2-pgmode(d)}	Page mode first data access time	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		H ⁽⁵⁾	ns

- (1) The FA5 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active functional clock edge. FA5 value must be stored inside the AccessTime register bit field.
- (2) The FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data is internally sampled by active functional clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.
- (3) The FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data is internally sampled by active functional clock edge. FA21 value must be stored inside the AccessTime register bit field.
- (4) P = PageBurstAccessTime × (TimeParaGranularity + 1) × GPMC_FCLK⁽⁶⁾
- (5) H = AccessTime × (TimeParaGranularity + 1) × GPMC_FCLK⁽⁶⁾

(6) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

(7) For div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCCLKDIVIDER = 0h;
- GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 00 = CPSWHS DIV_CLKOUT3 = 2000/15 = 133.33 MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)

Table 5-66. GPMC and NOR Flash Switching Characteristics – Asynchronous Mode

NO.	PARAMETER	DESCRIPTION	MODE ⁽¹⁵⁾	MIN	MAX	UNIT
				133 MHz		
	$t_{R(d)}$	Rise time, output data GPMC_AD[15:0]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2	ns
	$t_{F(d)}$	Fall time, output data GPMC_AD[15:0]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2	ns
FA0	$t_{w(be[x]nV)}$	Pulse duration, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid time	Read Write		N ⁽¹²⁾ N ⁽¹²⁾	ns
FA1	$t_{w(csnV)}$	Pulse duration, output chip select GPMC_CS <i>n</i> [<i>j</i>] ⁽¹³⁾ low	Read Write		A ⁽¹⁾ A ⁽¹⁾	ns
FA3	$t_{d(csnV-advnIV)}$	Delay time, output chip select GPMC_CS <i>n</i> [<i>j</i>] ⁽¹³⁾ valid to output address valid and address latch enable GPMC_ADV <i>n</i> _ALE invalid	Read Write	-2+B ⁽²⁾ -2+B ⁽²⁾	2+B ⁽²⁾ 2+B ⁽²⁾	ns
FA4	$t_{d(csnV-oenIV)}$	Delay time, output chip select GPMC_CS <i>n</i> [<i>j</i>] ⁽¹³⁾ valid to output enable GPMC_OEn_REn invalid (Single read)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+C ⁽³⁾	2+C ⁽³⁾	ns
FA9	$t_{d(aV-csnV)}$	Delay time, output address GPMC_A[27:1] valid to output chip select GPMC_CS <i>n</i> [<i>j</i>] ⁽¹³⁾ valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+J ⁽⁹⁾	2+J ⁽⁹⁾	ns
FA10	$t_{d(be[x]nV-csnV)}$	Delay time, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid to output chip select GPMC_CS <i>n</i> [<i>j</i>] ⁽¹³⁾ valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+J ⁽⁹⁾	2+J ⁽⁹⁾	ns
FA12	$t_{d(csnV-advnV)}$	Delay time, output chip select GPMC_CS <i>n</i> [<i>j</i>] ⁽¹³⁾ valid to output address valid and address latch enable GPMC_ADV <i>n</i> _ALE valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+K ⁽¹⁰⁾	2+K ⁽¹⁰⁾	ns
FA13	$t_{d(csnV-oenV)}$	Delay time, output chip select GPMC_CS <i>n</i> [<i>j</i>] ⁽¹³⁾ valid to output enable GPMC_OEn_REn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+L ⁽¹¹⁾	2+L ⁽¹¹⁾	ns
FA16	$t_{w(aIV)}$	Pulse duration output address GPMC_A[26:1] invalid between 2 successive read and write accesses	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	G ⁽⁷⁾		ns
FA18	$t_{d(csnV-oenIV)}$	Delay time, output chip select GPMC_CS <i>n</i> [<i>j</i>] ⁽¹³⁾ valid to output enable GPMC_OEn_REn invalid (Burst read)	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+I ⁽⁸⁾	2+I ⁽⁸⁾	ns
FA20	$t_{w(aV)}$	Pulse duration, output address GPMC_A[27:1] valid - 2nd, 3rd, and 4th accesses	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	D ⁽⁴⁾		ns
FA25	$t_{d(csnV-wenV)}$	Delay time, output chip select GPMC_CS <i>n</i> [<i>j</i>] ⁽¹³⁾ valid to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+E ⁽⁵⁾	2+E ⁽⁵⁾	ns
FA27	$t_{d(csnV-wenIV)}$	Delay time, output chip select GPMC_CS <i>n</i> [<i>j</i>] ⁽¹³⁾ valid to output write enable GPMC_WEn invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+F ⁽⁶⁾	2+F ⁽⁶⁾	ns

ADVANCE INFORMATION


Table 5-66. GPMC and NOR Flash Switching Characteristics – Asynchronous Mode (continued)

NO.	PARAMETER	DESCRIPTION	MODE ⁽¹⁵⁾	MIN	MAX	UNIT
				133 MHz		
FA28	$t_{d(wenV-dV)}$	Delay time, output write enable GPMC_WEn valid to output data GPMC_AD[15:0] valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2	ns
FA29	$t_{d(dV-csnV)}$	Delay time, output data GPMC_AD[15:0] valid to output chip select GPMC_CSn[i] ⁽¹³⁾ valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+J ⁽⁹⁾	2+J ⁽⁹⁾	ns
FA37	$t_{d(oenV-alV)}$	Delay time, output enable GPMC_OEn_REn valid to output address GPMC_AD[15:0] phase end	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2	ns

- (1) For single read: $A = (CSRdOffTime - CSOnTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
 For single write: $A = (CSWrOffTime - CSOnTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
 For burst read: $A = (CSRdOffTime - CSOnTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
 For burst write: $A = (CSWrOffTime - CSOnTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
 with n being the page burst access number
- (2) For reading: $B = ((ADVrOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
 For writing: $B = ((ADVWrOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (3) $C = ((OEOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (4) $D = PageBurstAccessTime \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
- (5) $E = ((WEOnTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (WEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (6) $F = ((WEOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (WEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (7) $G = Cycle2CycleDelay \times GPMC_FCLK^{(14)}$
- (8) $I = ((OEOffTime + (n - 1) \times PageBurstAccessTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (9) $J = (CSOnTime \times (TimeParaGranularity + 1) + 0.5 \times CSEExtraDelay) \times GPMC_FCLK^{(14)}$
- (10) $K = ((ADVOnTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (11) $L = ((OEOnTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (12) For single read: $N = RdCycleTime \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
 For single write: $N = WrCycleTime \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
 For burst read: $N = (RdCycleTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
 For burst write: $N = (WrCycleTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
- (13) In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.
- (14) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
- (15) For div_by_1_mode:
- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h;
 - GPMC_CLK frequency = GPMC_FCLK frequency
- For GPMC_FCLK_MUX:
- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 00 = CPSWHS DIV_CLKOUT3 = 2000/15 = 133.33 MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRd/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)




GPMC_06

- A. In GPMC_CSn[i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.
- B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-55. GPMC and NOR Flash — Asynchronous Read — Single Word


ADVANCE INFORMATION



GPMC_07

- A. In GPMC_CS*n*[*i*], *i* is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], *j* is equal to 0 or 1.
- B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-56. GPMC and NOR Flash — Asynchronous Read — 32-Bit




GPMC_08

- A. In GPMC_CS*n*[*i*], *i* is equal to 0, 1, 2 or 3. In GPMC_WAIT[*j*], *j* is equal to 0 or 1.
- B. FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data will be internally sampled by active functional clock edge. FA21 calculation must be stored inside AccessTime register bits field.
- C. FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data will be internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input page data (excluding first input page data). FA20 value must be stored in PageBurstAccessTime register bits field.
- D. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-57. GPMC and NOR Flash — Asynchronous Read — Page Mode 4x16-Bit


ADVANCE INFORMATION



GPMC_09

A. In GPMC_CS*n*[*i*], *i* is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], *j* is equal to 0 or 1.


Figure 5-58. GPMC and NOR Flash — Asynchronous Write — Single Word



GPMC_10

- A. In GPMC_CS*n*[*i*], *i* is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], *j* is equal to 0 or 1.
- B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-59. GPMC and Multiplexed NOR Flash — Asynchronous Read — Single Word



A. In GPMC_CS[n][i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 5-60. GPMC and Multiplexed NOR Flash — Asynchronous Write — Single Word

GPMC_11

5.11.5.12.3 GPMC and NAND Flash — Asynchronous Mode

Table 5-67 and Table 5-68 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-61 through Figure 5-64).

Table 5-67. GPMC and NAND Flash Timing Requirements – Asynchronous Mode

NO.	PARAMETER	DESCRIPTION	MODE ⁽⁴⁾	MIN	MAX	UNIT
				133 MHz		
GNF12 ⁽¹⁾	t _{acc(d)}	Access time, input data GPMC_AD[15:0] ⁽³⁾	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		J ⁽²⁾	ns

(1) The GNF12 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of the read cycle and after GNF12 functional clock cycles, input data is internally sampled by the active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.

(2) J = AccessTime × (TimeParaGranularity + 1) × GPMC_FCLK⁽³⁾

(3) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

(4) For div_by_1_mode:

- GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h;
- GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 00 = CPSWHSDIV_CLKOUT3 = 2000/15 = 133.33 MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME, OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)

Table 5-68. GPMC and NAND Flash Switching Characteristics – Asynchronous Mode

NO.	PARAMETER	DESCRIPTION	MODE ⁽¹⁵⁾	MIN	MAX	UNIT
	t _{R(d)}	Rise time, output data GPMC_AD[15:0]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2	ns
	t _{F(d)}	Fall time, output data GPMC_AD[15:0]	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		2	ns
GNF0	t _{w(wenV)}	Pulse duration, output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	A ⁽¹⁾		ns
GNF1	t _{d(csnV-wenV)}	Delay time, output chip select GPMC_CS _n [i] ⁽¹³⁾ valid to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+B ⁽²⁾	2+B ⁽²⁾	ns
GNF2	t _{w(cleH-wenV)}	Delay time, output lower-byte enable and command latch enable GPMC_BE0 _n _CLE high to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+C ⁽³⁾	2+C ⁽³⁾	ns
GNF3	t _{w(wenV-dV)}	Delay time, output data GPMC_AD[15:0] valid to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+D ⁽⁴⁾	2+D ⁽⁴⁾	ns
GNF4	t _{w(wenIV-dIV)}	Delay time, output write enable GPMC_WEn invalid to output data GPMC_AD[15:0] invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+E ⁽⁵⁾	2+E ⁽⁵⁾	ns
GNF5	t _{w(wenIV-cleIV)}	Delay time, output write enable GPMC_WEn invalid to output lower-byte enable and command latch enable GPMC_BE0 _n _CLE invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+F ⁽⁶⁾	2+F ⁽⁶⁾	ns
GNF6	t _{w(wenIV-CSn[i]V)}	Delay time, output write enable GPMC_WEn invalid to output chip select GPMC_CS _n [i] ⁽¹³⁾ invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+G ⁽⁷⁾	2+G ⁽⁷⁾	ns
GNF7	t _{w(aleH-wenV)}	Delay time, output address valid and address latch enable GPMC_ADV _n _ALE high to output write enable GPMC_WEn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+C ⁽³⁾	2+C ⁽³⁾	ns

Table 5-68. GPMC and NAND Flash Switching Characteristics – Asynchronous Mode (continued)

NO.	PARAMETER		MODE ⁽¹⁵⁾	MIN	MAX	UNIT
GNF8	$t_{w(wen V-ale V)}$	Delay time, output write enable GPMC_WEn invalid to output address valid and address latch enable GPMC_ADVn_ALE invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+F ⁽⁶⁾	2+F ⁽⁶⁾	ns
GNF9	$t_{c(wen)}$	Cycle time, write	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		H ⁽⁸⁾	ns
GNF10	$t_{d(csnV-oenV)}$	Delay time, output chip select GPMC_CSn[j] ⁽¹³⁾ valid to output enable GPMC_OEn_REn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+l ⁽⁹⁾	2+l ⁽⁹⁾	ns
GNF13	$t_{w(oenV)}$	Pulse duration, output enable GPMC_OEn_REn valid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1		K ⁽¹⁰⁾	ns
GNF14	$t_{c(oen)}$	Cycle time, read	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	L ⁽¹¹⁾		ns
GNF15	$t_{w(oen V-CSn[j]V)}$	Delay time, output enable GPMC_OEn_REn invalid to output chip select GPMC_CSn[j] ⁽¹³⁾ invalid	div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1	-2+M ⁽¹²⁾	2+M ⁽¹²⁾	ns

- (1) $A = (WEOffTime - WEOntime) \times (TimeParaGranularity + 1) \times GPMC_FCLK^{(14)}$
- (2) $B = ((WEOntime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (WEEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (3) $C = ((WEOntime - ADVOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (WEEExtraDelay - ADVExtraDelay)) \times GPMC_FCLK^{(14)}$
- (4) $D = (WEOntime \times (TimeParaGranularity + 1) + 0.5 \times WEEExtraDelay) \times GPMC_FCLK^{(14)}$
- (5) $E = ((WrCycleTime - WEOffTime) \times (TimeParaGranularity + 1) - 0.5 \times WEEExtraDelay) \times GPMC_FCLK^{(14)}$
- (6) $F = ((ADVWrOffTime - WEOffTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - WEEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (7) $G = ((CSWrOffTime - WEOffTime) \times (TimeParaGranularity + 1) + 0.5 \times (CSEExtraDelay - WEEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (8) $H = WrCycleTime \times (1 + TimeParaGranularity) \times GPMC_FCLK^{(14)}$
- (9) $I = ((OEOnTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEEExtraDelay - CSEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (10) $K = (OEOffTime - OEOnTime) \times (1 + TimeParaGranularity) \times GPMC_FCLK^{(14)}$
- (11) $L = RdCycleTime \times (1 + TimeParaGranularity) \times GPMC_FCLK^{(14)}$
- (12) $M = ((CSRdOffTime - OEOffTime) \times (TimeParaGranularity + 1) + 0.5 \times (CSEExtraDelay - OEEExtraDelay)) \times GPMC_FCLK^{(14)}$
- (13) In GPMC_CSn[j], i is equal to 0, 1, 2 or 3.
- (14) GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.
- (15) For div_by_1_mode:
 - GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h;
 - GPMC_CLK frequency = GPMC_FCLK frequency


For GPMC_FCLK_MUX:

- CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 00 = CPSWHS DIV_CLKOUT3 = 2000/15 = 133.33 MHz

For TIMEPARAGRANULARITY_X1:

- GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/WRACCESSTIME, PAGEBURSTACCESSTIME, CSOnTIME, CSRD/WROFFTIME, ADVOnTIME, ADVRD/WROFFTIME, OEOnTIME, OEOffTIME, WEOnTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE, WRDATAONADMUXBUS)


ADVANCE INFORMATION



GPMC_12

(1) In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.

Figure 5-61. GPMC and NAND Flash — Command Latch Cycle




GPMC_13

(1) In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.


Figure 5-62. GPMC and NAND Flash — Address Latch Cycle

ADVANCE INFORMATION



- (1) GNF12 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active functional clock edge. GNF12 value must be stored inside AccessTime register bits field.
- (2) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
- (3) In GPMC_CS[n][i], i is equal to 0, 1, 2 or 3. In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 5-63. GPMC and NAND Flash — Data Read Cycle



- (1) In GPMC_CS[n][i], i is equal to 0, 1, 2 or 3.

Figure 5-64. GPMC and NAND Flash — Data Write Cycle

For more information, see *General-Purpose Memory Controller (GPMC)* section in *Peripherals* chapter in the device TRM.

5.11.5.13 HyperBus

For more details about features and additional description information on the device HyperBus, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-69](#), [Table 5-70](#), and [Table 5-71](#) assume testing over the recommended operating conditions and electrical characteristic conditions (see [Figure 5-65](#), [Figure 5-66](#), and [Figure 5-67](#)).

Table 5-69. Timing Requirements for HyperBus Initialization


NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
D1	$t_{w(RES\overline{E}Tn)}$	RES $\overline{E}Tn$ Pulse Width	200		ns
D2	$t_{w(csL)}$	Chip Select Pulse Width	1000		ns
D3	$t_{d(RES\overline{E}TnH-csL)}$	Delay time, RES $\overline{E}Tn$ inactive to CS n active	200.34		ns
D4	$t_{d(csL-RWDSL)}$	Delay time, CS n active to RWDS falling	115		ns

Table 5-70. HyperBus 166 MHz Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
D5	$t_{skn(rwdsX-dV)}$	Input skew, RWDS transitioning to D0:D7 valid	-0.46	0.46	ns
D6	$t_{c(clk/clkn)}$	CLK period, CLK/CLK n	6		ns
D7	$t_{w(clk/clkn)}$	Pulse width, CLK/CLK n	2.7		ns
D8	$t_{w(csIV)}$	Pulse width, CS0 invalid between operations	6		ns
D9	$t_{d(clkH-csL)}$	Delay time, CS0 active to CLK rising/ CLK n falling		-3.41	ns
D10	$t_{d(clkL[LE]-csH)}$	Delay time, last falling CLK/ rising CLK n edge to CS0 inactive	0.41		ns
D11	$t_{d(clkX-rwdsV)}$	Delay time, CLK transition to RWDS valid	1.01	2	ns
D12	$t_{d(clkX-d[0:7]V)}$	Delay time, CLK transitioning to D0:D7 valid	0.84	2.17	ns

Table 5-71. HyperBus 100 MHz Switching Characteristics


NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
LFD5	$t_{skn(rwdsX-dV)}$	Input skew, RWDS transitioning to D0:D7 valid	-0.81	0.81	ns
LFD6	$t_{c(clk)}$	CLK period, CLK	10		ns
LFD7	$t_{w(clk)}$	Pulse width, CLK	4.75		ns
LFD8	$t_{w(csIV)}$	Pulse width, CS0 invalid between operations	10		ns
LFD9	$t_{d(clkH-csL)}$	Delay time, CS0 active to CLK rising		-3.51	ns
LFD10	$t_{d(clkL[LE]-csH)}$	Delay time, last falling CLK edge to CS0 inactive	0.51		ns
LFD11	$t_{d(clkX-rwdsV)}$	Delay time, CLK transition to RWDS valid	1.51	3.49	ns
LFD12	$t_{d(clkX-d[0:7]V)}$	Delay time, CLK transitioning to D0:D7 valid	1.34	3.66	ns



HYPERBUS_TIMING_01


Figure 5-65. HyperBus Timing Diagrams – Transmitter Mode

ADVANCE INFORMATION



HYPERBUS_TIMING_02

Figure 5-66. HyperBus Timing Diagrams – Receiver Mode



HYPERBUS_TIMING_03

Figure 5-67. HyperBus Timing Diagrams – Reset

For more information, see *HyperBus Interface* section in *Peripherals* chapter in the device TRM.

5.11.5.14 I2C

For more details about features and additional description information on the device Inter-Integrated Circuit, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-72](#), [Table 5-73](#) and [Figure 5-68](#) assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 5-72. Timing Requirements for I2C Input Timings⁽¹⁾⁽⁶⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
11	$t_{c(SCL)}$	Cycle time, SCL	Standard	10000		ns
			Fast	2500		ns
12	$t_{su(SCLH-SDAL)}$	Setup time, SCL high before SDA low (for a repeated START condition)	Standard	4700		ns
			Fast	600		ns
13	$t_{h(SDAL-SCLL)}$	Hold time, SCL low after SDA low (for a START and a repeated START condition)	Standard	4000		ns
			Fast	900		ns
14	$t_{w(SCLL)}$	Pulse duration, SCL low	Standard	4700		ns
			Fast	1300		ns
15	$t_{w(SCLH)}$	Pulse duration, SCL high	Standard	4000		ns
			Fast	600		ns
16	$t_{su(SDAV-SCLH)}$	Setup time, SDA valid before SCL high	Standard	250		ns
			Fast	100 ⁽²⁾		ns
17	$t_{h(SCLL-SDAV)}$	Hold time, SDA valid after SCL low	Standard	0 ⁽³⁾	3450 ⁽⁴⁾	ns
			Fast	0 ⁽³⁾	900 ⁽⁴⁾	ns

Table 5-72. Timing Requirements for I2C Input Timings⁽¹⁾⁽⁶⁾ (continued)

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
I8	$t_{w(SDAH)}$	Pulse duration, SDA high between STOP and START conditions	Standard	4700		ns
			Fast	1300		ns
I9	$t_{r(SDA)}$	Rise time, SDA	Standard		1000	ns
			Fast	$20+0.1 \cdot C_b$ (5) (7)	$300^{(3)} (7)$	ns
I10	$t_{r(SCL)}$	Rise time, SCL	Standard		1000	ns
			Fast	$20+0.1 \cdot C_b$ (5) (7)	$300^{(3)} (7)$	ns
I11	$t_{f(SDA)}$	Fall time, SDA	Standard		300	ns
			Fast	$20+0.1 \cdot C_b$ (5) (7)	$300^{(3)} (7)$	ns
I12	$t_{f(SCL)}$	Fall time, SCL	Standard		300	ns
			Fast	$20+0.1 \cdot C_b$	300	ns
I13	$t_{su(SCLH-SDAH)}$	Setup time, SCL high before SDA high (for STOP condition)	Standard	4000		ns
			Fast	600		ns
I14	$t_{w(SP)}$	Pulse duration, spike (must be suppressed)	Standard			
			Fast	0	50	ns
I15	t_{skew}	Skew	Standard		3	ns
			Fast		3	ns
I16	C_b	Capacitive load for each bus line	Standard		400	pF
			Fast		400	pF

- (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.
- (2) A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement $t_{su(SDA-SCLH)} \geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line $t_{r \max} + t_{su(SDA-SCLH)} = 1000 + 250 = 1250$ ns (according to the Standard-mode I2C-Bus Specification) before the SCL line is released.
- (3) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- (4) The maximum $t_{h(SDA-SCLL)}$ has only to be met if the device does not stretch the low period [$t_{w(SCLL)}$] of the SCL signal.
- (5) C_b = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed
- (6) Software must properly configure the I2C module registers to achieve the timings shown in this table. See the device TRM for details.
- (7) These timings apply only to MCU_I2C0 and WKUP_I2C0. I2C[0:3] use standard LVCMOS buffers to emulate open-drain buffers and their rise/fall times should be referenced in the device IBIS model.

Table 5-73. Timing Requirements for I2C HS-Mode⁽¹⁾

NO.	PARAMETER	DESCRIPTION	CAPACITANCE	MIN	MAX	UNIT
I1	$t_{c(SCL)}$	Cycle time, SCL	100 pF Max	294		ns
			400 pF Max	588		ns
I2	$t_{su(SCLH-SDAL)}$	Setup time, SCL high before SDA low (for a repeated START condition)	100 pF Max	160		ns
			400 pF Max	160		ns
I3	$t_{h(SDAL-SCLL)}$	Hold time, SCL low after SDA low (for a START and a repeated START condition)	100 pF Max	160		ns
			400 pF Max	160		ns
I4	$t_{w(SCLL)}$	Pulse duration, SCL low	100 pF Max	160		ns
			400 pF Max	320		ns
I5	$t_{w(SCLH)}$	Pulse duration, SCL high	100 pF Max	60		ns
			400 pF Max	120		ns
I6	$t_{su(SDAV-SCLH)}$	Setup time, SDA valid before SCL high	100 pF Max	10		ns
			400 pF Max	10		ns

Table 5-73. Timing Requirements for I2C HS-Mode ⁽¹⁾ (continued)

NO.	PARAMETER	DESCRIPTION	CAPACITANCE	MIN	MAX	UNIT
I7	$t_{h(SCLL-SDAV)}$	Hold time, SDA valid after SCL low	100 pF Max	0 ⁽³⁾	70	ns
			400 pF Max	0 ⁽³⁾	150	ns
I13	$t_{w(SDAH)}$	Setup time, SCL high before SDA high (for STOP condition)	100 pF Max	160		ns
			400 pF Max	160		ns
I14	$t_r(SDA)$	Pulse duration, spike (must be suppressed)	100 pF Max	0	10	ns
			400 pF Max			
I15	t_{skew}	Skew	Standard			
			Fast			
I16	Cb	Capacitive Load for SDA and SCL Lines	100 pF Max		100	pF
			400 pF Max		400	pF

(1) I2C HS-Mode only supported on WKUP_I2C0, MCU_I2C0, and I2C[0-1]. HS-Mode not supported on MCU_I2C1 and I2C[2-6].

(2) For bus line loads Cb between 100 pF and 400 pF the timing parameters must be linearly interpolated.

(3) A device must internally provide a Data hold time to bridge the undefined part between V_{IH} and V_{IL} of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.

ADVANCE INFORMATION




Figure 5-68. I2C Receive Timing⁽¹⁾

(1) $i = 0$ for WKUP domain
 $i = 0$ to 1 for MCU domain
 $i = 0$ to 6 for MAIN domain

Table 5-74 and Figure 5-69 assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 5-74. Switching Characteristics Over Recommended Operating Conditions for I2C Output Timings

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
I16	$t_c(SCL)$	Cycle time, SCL	Standard	10000		ns
			Fast	2500		ns
I17	$t_{su}(SCLH-SDAL)$	Setup time, SCL high before SDA low (for a repeated START condition)	Standard	4700		ns
			Fast	600		ns
I18	$t_h(SDAL-SCLL)$	Hold time, SCL low after SDA low (for a START and a repeated START condition)	Standard	4000		ns
			Fast	900		ns
I19	$t_w(SCLL)$	Pulse duration, SCL low	Standard	4700		ns
			Fast	1300		ns
I20	$t_w(SCLH)$	Pulse duration, SCL high	Standard	4000		ns
			Fast	600		ns
I21	$t_{su}(SDAV-SCLH)$	Setup time, SDA valid before SCL high	Standard	250		ns
			Fast	100 ⁽²⁾		ns

Table 5-74. Switching Characteristics Over Recommended Operating Conditions for I2C Output Timings (continued)

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
I22	$t_{h(SCLL-SDAV)}$	Hold time, SDA valid after SCL low	Standard	0 ⁽³⁾	3450 ⁽⁴⁾	ns
			Fast	0 ⁽³⁾	900 ⁽⁴⁾	ns
I23	$t_{w(SDAH)}$	Pulse duration, SDA high between STOP and START conditions	Standard	4700		ns
			Fast	1300		ns
I24	$t_{r(SDA)}$	Rise time, SDA	Standard		1000	ns
			Fast	20+0.1°C b ^{(5) (7)}	300 ^{(3) (7)}	ns
I25	$t_{r(SCL)}$	Rise time, SCL	Standard		1000	ns
			Fast	20+0.1°C b ^{(5) (7)}	300 ^{(3) (7)}	ns
I26	$t_{f(SDA)}$	Fall time, SDA	Standard		300	ns
			Fast	20+0.1°C b ^{(5) (7)}	300 ^{(3) (7)}	ns
I27	$t_{f(SCL)}$	Fall time, SCL	Standard		300	ns
			Fast	20+0.1°C b ^{(5) (7)}	300 ^{(3) (7)}	ns
I28	$t_{su(SCLH-SDAH)}$	Setup time, SCL high before SDA high (for STOP condition)	Standard	4000		ns
			Fast	600		ns
I29	t_{skew}	Skew	Standard		3	ns
			Fast		20	ns
I30	C_b	Capacitive load for each bus line	Standard		400	pF
			Fast		400	pF

- (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.
- (2) A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement $t_{su(SDA-SCLH)} \geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line $t_{r \max} + t_{su(SDA-SCLH)} = 1000 + 250 = 1250$ ns (according to the Standard-mode I2C-Bus Specification) before the SCL line is released.
- (3) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- (4) The maximum $t_{h(SDA-SCLL)}$ has only to be met if the device does not stretch the low period [$t_{w(SCLL)}$] of the SCL signal.
- (5) C_b = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.
- (6) Software must properly configure the I2C module registers to achieve the timings shown in this table. See the device TRM for details.
- (7) These timings apply only to MCU_I2C0 and WKUP_I2C0. I2C[0:3] use standard LVCMOS buffers to emulate open-drain buffers and their rise/fall times should be referenced in the device IBIS model.

NOTE

I2C emulation is achieved by configuring the LVCMOS buffers to output HiZ instead of driving high when transmitting logic-1.




Figure 5-69. I2C Transmit Timing⁽¹⁾

- (1) i = 0 for WKUP domain
- i = 0 to 1 for MCU domain
- i = 0 to 6 for MAIN domain

For more information, see *Inter-Integrated Circuit (I2C) Interface* section in *Peripherals* chapter in the device TRM.

5.11.5.15 I3C

For more details about features and additional description information on the device Inter-Integrated Circuit, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-75](#), [Figure 5-70](#), [Table 5-76](#), and [Figure 5-71](#) assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 5-75. I3C Open Drain Timing Parameters

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
D1	t_{LOW_OD}	Low Period of SCL Clock	Master	200		ns
	$t_{DIG_OD_L}$			$t_{LOW_OD_MIN} + t_{FDA_OD_MIN}$		ns
D2	t_{HIGH}	High Period of SCL Clock	Master		41	ns
	t_{DIG_H}			$t_{HIGH} + t_{CF}$		ns
D3	t_{FDA_OD}	Fall Time of SDA Signal	Master, Slave	t_{CF}	12	ns
D4	t_{SU_OD}	SDA Data Setup Time During Open Drain Mode	Master, Slave	3		ns
D5	t_{CAS}	Clock After START (S) Condition	Master, ENTAS0	38.4	1000	ns
			Master, ENTAS1	38.4	100000	ns
			Master, ENTAS2	38.4	2000000	ns
			Master, ENTAS3	38.4	50000000	ns
D6	t_{CBP}	Clock Before STOP (P) Condition	Master	$t_{CAS_MIN} / 2$		ns
D7	$t_{MMOVERLAP}$	Current Master to Secondary Master Overlap time during handof	Master	$t_{DIG_OD_Lmin}$		ns
D8	t_{AVAL}	Bus Available Condition	Master	1000		ns
D9	t_{IDLE}	Bus Idle Condition	Master	100000	0	ns
D10	t_{MMLOCK}	Time Interval Where New Master Not Driving SDA Low	Master	$t_{AVALmin}$		ns

- (1) This is approximately equal to $t_{LOWmin} + t_{DS_ODmin} + t_{rDA_ODtyp} + t_{SU_Oadmin}$.
- (2) The Master may use a shorter Low period if it knows that this is safe, when SDA is already above V_{IH} .
- (3) Based on t_{SPIKE} , rise and fall times, and interconnect.
- (4) This maximum High period may be exceeded when the signals can be safely seen by Legacy I2C Devices, and/or in consideration of the interconnect (for example: a short Bus).
- (5) On a Legacy Bus where I2C Devices need to see Start, the t_{CAS} Min value is further constrained.
- (6) Slaves that do not support the optional ENTASx CCCs shall use the t_{CAS} Max value shown for ENTAS3.
- (7) On a Mixed Bus with Fm Legacy I2C Devices, t_{AVAL} is 300ns shorter than the Fm Bus Free Condition time (t_{BUF}).




Figure 5-70. I3C Open Drain Timing

Table 5-76. I3C Push-Pull Timing Parameters for SDR and HDR-DDR Modes

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
D1	f_{SCL}	SCL Clock Period	Master	80	100000	ns
D2	t_{LOW}	SCL Clock Low Period	Master	24		ns
	t_{DIG_L}			32		ns
D3	t_{HIGH_MIXED}	SCL Clock High Period of Mixed Bus (Mixed Bus Topology Not Supported)	Master	24		ns
	$t_{DIG_H_MIXED}$			32	45	ns
D4	t_{HIGH}	SCL Clock High Period	Master	24		ns
	t_{DIG_H}			32		ns
D5	t_{SCO}	Clock in to Data Out for Slave	Slave	12		ns
D6	t_{CR}	SCL Clock Rise Time	Master	$150 \times 1 / f_{SCL}$	60	ns
D7	t_{CF}	SCL Clock Fall Time	Master	$150 \times 1 / f_{SCL}$	60	ns
D8	t_{HD_PP}	SDA Signal Data Hold in Push Pull Mode	Master	$t_{CR} + 3$ and $t_{CF} + 3$		ns
			Slave	0		ns
D9	t_{SU_PP}	SDA Signal Data Setup In Push-Pull Mode	Master, Slave	3		ns
D10	t_{CASr}	Clock After Repeated START (Sr)	Master	t_{CAS} MIN		ns
D11	t_{CBSr}	Clock Before Repeated START (Sr)	Master	t_{CAS} MIN / 2		ns
D12	C_b	Capacitive Load per Bust Line (SDA/SCL)	Master, Slave	50		pf

- (1) $f_{SCL} = 1 / (t_{DIG_L} + t_{DIG_H})$
- (2) t_{DIG_L} and t_{DIG_H} are the clock Low and High periods as seen at the receiver end of the I3C Bus using V_{IL} and V_{IH} .
- (3) When communicating with an I3C Device on a mixed Bus, the $t_{DIG_H_MIXED}$ period must be constrained in order to make sure that I2C Devices do not interpret I3C signaling as valid I2C signaling.
- (4) As both edges are used, the hold time needs to be satisfied for the respective edges; $t_{CF} + 3$ for falling edge clocks, and $t_{CR} + 3$ for rising edge clocks.
- (5) Clock Frequency Minimum 0.01 MHz, Maximum 12.5 MHz




Figure 5-71. I3C Push-Pull Timing (SDR and HDR-DDR Modes)

5.11.5.16 MCAN

For more details about features and additional description information on the device Controller Area Network Interface, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-77](#) presents timing parameters for MCANy Interface.

Table 5-77. MCAN Register to Pin Timings⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
M1	$t_{p(MCANy_TX)}$	Delay Time Max, Transmit Shift Register to MCANy_TX pin	Normal		10	ns
M2	$t_{p(MCANy_RX)}$	Delay Time Max, MCANy_RX pin to receive shift register	Normal		10	ns

(1) y in MCANy_* = 0 or 13.

[Table 5-78](#) presents timing parameters for MCANi Interface.

Table 5-78. MCU_MCAN Register to Pin Timings⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
M1	$t_{p(MCU_MCANi_TX)}$	Delay Time Max, Transmit Shift Register to MCU_MCANi_TX pin	Normal		10	ns
M2	$t_{p(MCU_MCANi_RX)}$	Delay Time Max, MCU_MCANi_RX pin to receive shift register	Normal		10	ns

(1) i in MCU_MCANi_* = 0 or 1.

For more information, see *Controller Area Network (MCAN)* section in *Peripherals* chapter in the device TRM.

5.11.5.17 MCASP

For more details about features and additional description information on the device Multichannel Audio Serial Port, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-79](#) and [Figure 5-72](#) present timing requirements for MCASP0 to MCASP11.

Table 5-79. Timing Requirements for MCASP⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
ASP1	$t_c(AHCLKRX)$	Cycle time, AHCLKR/X		20		ns
ASP2	$t_w(AHCLKRX)$	Pulse duration, AHCLKR/X high or low		0.5P - 1.52 ⁽²⁾		ns
ASP3	$t_c(ACLKRX)$	Cycle time, ACLKR/X		20		ns
ASP4	$t_w(ACLKRX)$	Pulse duration, ACLKR/X high or low		0.5R - 1.52 ⁽³⁾		ns


Table 5-79. Timing Requirements for MCASP⁽¹⁾ (continued)

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
ASP5	$t_{su}(AFSRX-ACLKRX)$	Setup time, AFSR/X input valid before ACLKRX	ACLKRX int	12.3		ns
			ACLKRX ext in/out	4		
ASP6	$t_h(ACLKRX-AFSRX)$	Hold time, AFSR/X input valid after ACLKRX	ACLKRX int	-1		ns
			ACLKRX ext in/out	1.6		
ASP7	$t_{su}(AXR-ACLKRX)$	Setup time, AXR input valid before ACLKRX	ACLKRX int	12.3		ns
			ACLKRX ext in/out	4		
ASP8	$t_h(ACLKRX-AXR)$	Hold time, AXR input valid after ACLKRX	ACLKRX int	-1		ns
			ACLKRX ext in/out	1.6		

- (1) ACLKRX internal: ACLKRXCTL.CLKRM=1, PDIR.ACLKRX = 1
 ACLKRX external input: ACLKRXCTL.CLKRM=0, PDIR.ACLKRX=0
 ACLKRX external output: ACLKRXCTL.CLKRM=0, PDIR.ACLKRX=1
 ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1
 ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0
 ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1

(2) P = AHCLKRX period in ns.

(3) R = ACLKRX period in ns.



- A. For CLKRP = CLKXP = 0, the MCASP transmitter is configured for rising edge (to shift data out) and the MCASP receiver is configured for falling edge (to shift data in).
- B. For CLKRP = CLKXP = 1, the MCASP transmitter is configured for falling edge (to shift data out) and the MCASP receiver is configured for rising edge (to shift data in).

Figure 5-72. MCASP Input Timing

(1) x in MCASP[x]_* is 0, 1 or 2

Table 5-80 and Figure 5-73 present switching characteristics over recommended operating conditions for MCASP0 to MCASP11.


Table 5-80. Switching Characteristics Over Recommended Operating Conditions for MCASP⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
ASP9	$t_c(\text{AHCLKRX})$	Cycle time, AHCLKR/X		20		ns
ASP10	$t_w(\text{AHCLKRX})$	Pulse duration, AHCLKR/X high or low		0.5P - 2 ⁽²⁾		ns
ASP11	$t_c(\text{ACLKRX})$	Cycle time, ACLKR/X		20		ns
ASP12	$t_w(\text{ACLKRX})$	Pulse duration, ACLKR/X high or low		0.5R - 2.5 ⁽³⁾		ns
ASP13	$t_d(\text{ACLKRX-AFSRX})$	Delay time, ACLKR/X transmit edge to AFSR/X output valid	ACLKR/X int	0	7.25	ns
			ACLKR/X ext in/out	-9.19	12.8	
ASP14	$t_d(\text{ACLKX-AXR})$	Delay time, ACLKX transmit edge to AXR output valid	ACLKR/X int	0	7.25	ns
			ACLKR/X ext in/out	-9.19	12.8	
ASP15	$t_{dis}(\text{ACLKX-AXR})$	Disable time, ACLKX transmit edge to AXR output high impedance	ACLKR/X int	0	7.25	ns
			ACLKR/X ext in/out	-9.19	14	

- (1) ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1
 ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0
 ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1
 ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1
 ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0
 ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1

(2) P = AHCLKR/X period in ns.

(3) R = ACLKR/X period in ns.



- A. For CLKRP = CLKXP = 1, the MCASP transmitter is configured for falling edge (to shift data out) and the MCASP receiver is configured for rising edge (to shift data in).
- B. For CLKRP = CLKXP = 0, the MCASP transmitter is configured for rising edge (to shift data out) and the MCASP receiver is configured for falling edge (to shift data in).

Figure 5-73. MCASP Output Timing

(1) x in MCASP[x]_* is 0, 1 or 2

For more information, see *Multichannel Audio Serial Port (MCASP)* section in *Peripherals* chapter in the device TRM.

5.11.5.18 MLB

NOTE

NOTE TO USERS:

The content of this section is UNDER DEVELOPMENT!

5.11.5.19 MCSPI

For more details about features and additional description information on the device Serial Port Interface, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

For more information, see *Multichannel Serial Peripheral Interface (MCSPI)* section in *Peripherals* chapter in the device TRM.

5.11.5.19.1 MCSPI — Master Mode

[Table 5-81](#), [Figure 5-74](#) and [Figure 5-75](#) present timing requirements for SPI – Master Mode.

Table 5-81. Timing Requirements for SPI – Master Mode ^{(1) (8)}

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
SM1	t _c (SPICLK)	Cycle time, SPI_CLK ^{(1) (2)}		20.8 ⁽³⁾		ns
SM2	t _w (SPICLK _L)	Typical Pulse duration, SPI_CLK low ⁽¹⁾		-1 + 0.5P ⁽⁴⁾		ns
SM3	t _w (SPICLK _H)	Typical Pulse duration, SPI_CLK high ⁽¹⁾		-1 + 0.5P ⁽⁴⁾		ns
SM4	t _{su} (MISO-SPICLK)	Setup time, SPI_D[x] valid before SPI_CLK active edge ⁽¹⁾		2.8		ns
SM5	t _h (SPICLK-MISO)	Hold time, SPI_D[x] valid after SPI_CLK active edge ⁽¹⁾		3		ns
SM6	t _d (SPICLK-SIMO)	Delay time, SPI_CLK active edge to SPI_D[x] transition ⁽¹⁾		-3	2.5	ns
SM7	t _{sk} (CS-SIMO)	Delay time, SPI_CS _i active to SPI_D[x] transition		5		ns
SM8	t _d (SPICLK-CS)	Delay time, SPI_CS _i active to SPI_CLK first edge	Master_PHA0_POL0; Master_PHA0_POL1; ⁽⁵⁾	-4 + B ⁽⁶⁾		ns
			Master_PHA1_POL0; Master_PHA1_POL1; ⁽⁵⁾	-4 + A ⁽⁷⁾		ns
SM9	t _d (SPICLK-CS)	Delay time, SPI_CLK last edge to SPI_CS _i inactive	Master_PHA0_POL0; Master_PHA0_POL1; ⁽⁵⁾	-4 + A ⁽⁷⁾		ns
			Master_PHA1_POL0; Master_PHA1_POL1; ⁽⁵⁾	-4 + B ⁽⁶⁾		ns

(1) This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are being used to drive output data and capture input data

(2) Related to the SPI_CLK maximum frequency

(3) 20 ns cycle time = 50 MHz

(4) P = SPICLK period


(5) SPI_CLK phase is programmable with the PHA bit of the MCSPI_CHCONF_0/1/2/3 register

(6) B = (TCS + .5) * TSPICLKREF, where TCS_{ns} a bit field of the MCSPI_CHCONF_0/1/2/3 register and Fratio = Even >= 2.

(7) When P = 20.8 ns, A = (TCS + 1) * TSPICLKREF, where TCS_{ns} a bit field of the MCSPI_CHCONF_0/1/2/3 register.


When P > 20.8 ns, A = (TCS + 0.5) * Fratio * TSPICLKREF, where TCS_{ns} a bit field of the MCSPI_CHCONF_0/1/2/3 register.

(8) The IO timings provided in this section are applicable for all combinations of signals for SPI1 and SPI2. However, the timings are only valid for SPI3 and SPI4 if signals within a single IOSET are used. The IOSETs are defined in the following tables.



SPRSP08_TIMING_McSPI_02

Figure 5-74. SPI Master Mode Receive Timing



SPRSP09_TIMING_McSPI_01

Figure 5-75. SPI Master Mode Transmit Timing


5.11.5.19.2 MCSPI — Slave Mode

Table 5-82, Figure 5-76, and Figure 5-77 present timing requirements for SPI – Slave Mode.

Table 5-82. Timing Requirements for SPI – Slave Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
SS1	$t_c(\text{SPICLK})$	Cycle time, SPI_CLK		20.8		ns
SS2	$t_w(\text{SPICLK}_L)$	Typical Pulse duration, SPI_CLK low		0.45P ⁽²⁾		ns
SS3	$t_w(\text{SPICLK}_H)$	Typical Pulse duration, SPI_CLK high		0.45P ⁽²⁾		ns
SS4	$t_{su}(\text{SIMO-SPICLK})$	Setup time, SPI_D[x] valid before SPI_CLK active edge		5		ns
SS5	$t_h(\text{SPICLK-SIMO})$	Hold time, SPI_D[x] valid after SPI_CLK active edge		5		ns
SS6	$t_d(\text{SPICLK-SOMI})$	Delay time, SPI_CLK active edge to mcspi_somi transition		2	17.12	ns
SS7	$t_{sk}(\text{CS-SOMI})$	Delay time, SPI_CSi active edge to mcspi_somi transition		20.95		ns
SS8	$t_{su}(\text{CS-SPICLK})$	Setup time, SPI_CSi valid before SPI_CLK first edge		5		ns
SS9	$t_h(\text{SPICLK-CS})$	Hold time, SPI_CSi valid after SPI_CLK last edge		5		ns

- (1) This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are used to drive output data and capture input data.
- (2) P = SPICLK period.
- (3) PHA = 0; SPI_CLK phase is programmable with the PHA bit of the MCSPI_CHCONF_0/1/2/3 register.



SPRSP08_TIMING_MCSPI_04

Figure 5-76. SPI Slave Mode Receive Timing




Figure 5-77. SPI Slave Mode Transmit Timing

For more information, see *Multichannel Serial Peripheral Interface (MCSPi)* section in *Peripherals* chapter in the device TRM.

5.11.5.20 eMMC/SD/SDIO

The MMCSD Host Controller provides an interface to eMMC 5.1 (embedded MultiMedia Card), SD 4.10 (Secure Digital), and SDIO 4.0 (Secure Digital IO) devices. The MMCSD Host Controller deals with MMC/SD/SDIO protocol at transmission level, data packing, adding cyclic redundancy checks (CRCs), start/end bit insertion, and checking for syntactical correctness.

For more details about features and additional description information on the device Multi Media Card, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

NOTE

Some MMC modes require software configuration of the MMC DLL delay settings, as shown in [Table 5-91](#) and [Table 5-103](#).

ADVANCE INFORMATION

5.11.5.20.1 MMCSD0 - eMMC Interface

MMCSD0 interface is compliant with the JC64 eMMC standard v5.1 and it supports the following eMMC applications:

- Default speed
- High speed SDR
- High speed DDR
- High speed HS200
- High speed HS400

5.11.5.20.1.1 Standard SDR Mode

Table 5-83 and Table 5-84 present Timing requirements and Switching characteristics for MMCSD0 – Default Speed Mode in receiver and transmitter mode (see Figure 5-78 and Figure 5-79).

Table 5-83. Timing Requirements for MMCSD0 – Default Speed Mode⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SSDR5	$t_{su}(cmdV-clkH)$	Setup time, MMC0_CMD valid before MMC0_CLK rising clock edge	9.96		ns
SSDR6	$t_h(clkH-cmdV)$	Hold time, MMC0_CMD valid after MMC0_CLK rising clock edge	27.47		ns
SSDR7	$t_{su}(dV-clkH)$	Setup time, MMC0_dat[0:x] valid before MMC0_CLK rising clock edge	9.96		ns
SSDR8	$t_h(clkH-dV)$	Hold time, MMC0_dat[0:x] valid after MMC0_CLK rising clock edge	27.47		ns

(1) x = 7 for MMC0 (8-bit wide data bus).

Table 5-84. Switching Characteristics for MMCSD0 – Default Speed Mode⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SSDR1	$f_{op}(clk)$	Operating frequency, MMC0_CLK		25	MHz
SSDR2H	$t_w(clkH)$	Pulse duration, MMC0_CLK high	18.7		ns
SSDR2L	$t_w(clkL)$	Pulse duration, MMC0_CLK low	18.7		ns
SSDR3	$t_d(clkL-cmdV)$	Delay time, MMC0_CLK rising clock edge to MMC0_CMD transition	3.4	35.6	ns
SSDR4	$t_d(clkL-dV)$	Delay time, MMC0_CLK rising clock edge to MMC0_DAT[0:x] transition	3.4	35.6	ns

(1) x = 7 for MMC0 (8-bit wide data bus).




Figure 5-78. eMMC in – Default Speed – Receiver Mode




Figure 5-79. eMMC in – Default Speed – Transmitter Mode

5.11.5.20.1.2 High Speed SDR Mode

Table 5-85 and Table 5-86 present Timing requirements and Switching characteristics for MMCSD0 – High Speed SDR Mode in receiver and transmitter mode (see Figure 5-80 and Figure 5-81).

Table 5-85. Timing Requirements for MMCSD0 – High Speed SDR Mode⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
HSSDR3	$t_{su(cmdV-clkH)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising clock edge	3.26		ns
HSSDR4	$t_{h(clkH-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising clock edge	2.67		ns
HSSDR7	$t_{su(dV-clkH)}$	Setup time, MMC0_DAT[0:x] valid before MMC0_CLK rising clock edge	3.26		ns
HSSDR8	$t_{h(clkH-dV)}$	Hold time, MMC0_DAT[0:x] valid after MMC0_CLK rising clock edge	2.67		ns

(1) x = 7 for MMC0 (8-bit wide data bus).

Table 5-86. Switching Characteristics for MMC0 – JC64 High Speed SDR Mode⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
HSSDR1	$f_{op(clk)}$	Operating frequency, MMC0_CLK		50	MHz
HSSDR2H	$t_w(clkH)$	Pulse duration, MMC0_CLK high	9.2		ns
HSSDR2L	$t_w(clkL)$	Pulse duration, MMC0_CLK low	9.2		ns
HSSDR5	$t_d(clkL-cmdV)$	Delay time, MMC0_CLK rising clock edge to MMC0_CMD transition	3.4	16.1	ns
HSSDR6	$t_d(clkL-dV)$	Delay time, MMC0_CLK rising clock edge to MMC0_DAT[0:x] transition	3.4	16.1	ns

(1) x = 7 for MMC0 (8-bit wide data bus)




Figure 5-80. eMMC in – High Speed SDR Mode – Receiver Mode

ADVANCE INFORMATION




Figure 5-81. eMMC in – High Speed SDR Mode – Transmitter Mode

5.11.5.20.1.3 High Speed DDR Mode

Table 5-87 and Table 5-88 present Timing requirements and Switching characteristics for MMCSD0 – High Speed DDR Mode in receiver and transmitter mode (see Figure 5-82 and Figure 5-83).

Table 5-87. Timing Requirements for MMCSD0 – High Speed DDR Mode⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
DDR3	$t_{su(cmdV-clk)}$	Setup time, MMC0_CMD valid before MMC0_CLK rising edge	0.74		ns
DDR4	$t_{h(clk-cmdV)}$	Hold time, MMC0_CMD valid after MMC0_CLK rising edge	1.67		ns
DDR7	$t_{su(dV-clk)}$	Setup time, MMC0_DAT[0:x] valid before MMC0_CLK transition	0.76		ns
DDR8	$t_{h(clk-dV)}$	Hold time, MMC0_DAT[0:x] valid after MMC0_CLK transition	1.67		ns

(1) x = 7 for MMC0 (8-bit wide data bus).

Table 5-88. Switching Characteristics for MMCSD0 – High Speed DDR Mode⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
DDR1	$f_{op(clk)}$	Operating frequency, MMC0_CLK		50	MHz
DDR2H	$t_{w(clkH)}$	Pulse duration, MMC0_CLK high	9.2		ns
DDR2L	$t_{w(clkL)}$	Pulse duration, MMC0_CLK low	9.2		ns
DDR5	$t_{d(clk-cmdV)}$	Delay time, MMC0_CLK rising edge to MMC0_CMD transition	3.4	16.1	ns
DDR6	$t_{d(clk-dV)}$	Delay time, MMC0_CLK transition to MMC0_DAT[0:x] transition	2.9	6.6	ns

(1) x = 7 for MMC0 (8-bit wide data bus).




Figure 5-82. eMMC in – High Speed DDR Mode – Receiver Mode

ADVANCE INFORMATION




Figure 5-83. eMMC in – High Speed DDR Mode – Transmitter Mode

5.11.5.20.1.4 HS200 Mode

Table 5-89 presents Switching characteristics for MMCSD0 – HS200 Mode in transmitter mode (see Figure 5-84).

Table 5-89. Switching Characteristics for MMCSD0 – HS200 Mode⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
HS2001	$f_{op}(clk)$	Operating frequency, MMC0_CLK		200	MHz
HS2002H	$t_{w}(clkH)$	Pulse duration, MMC0_CLK high	2.08		ns
HS2002L	$t_{w}(clkL)$	Pulse duration, MMC0_CLK low	2.08		ns
HS2005	$t_d(clkL-cmdV)$	Delay time, MMC0_CLK rising clock edge to MMC0_CMD transition	1.12	3.16	ns
HS2006	$t_d(clkL-dV)$	Delay time, MMC0_CLK rising clock edge to MMC0_DAT[0:x] transition	1.12	3.16	ns

(1) x = 7 for MMC0 (8-bit wide data bus).




Figure 5-84. eMMC in – HS200 Mode – Transmitter Mode

5.11.5.20.1.5 HS400 Mode

Table 5-90 presents Switching characteristics for MMCSD0 – HS400 Mode in transmitter mode (see Figure 5-85).

Table 5-90. Switching Characteristics for MMCSD0 – HS400 Mode⁽¹⁾


NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
HS4001	$f_{op}(clk)$	Operating frequency, MMC0_CLK		200	MHz
HS4002H	$t_{w}(clkH)$	Pulse duration, MMC0_CLK high	2.08		ns
HS4002L	$t_{w}(clkL)$	Pulse duration, MMC0_CLK low	2.08		ns

ADVANCE INFORMATION

Table 5-90. Switching Characteristics for MMCSD0 – HS400 Mode⁽¹⁾ (continued)

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
HS4005	$t_{d(\text{clkL-cmdV})}$	Delay time, MMC0_CLK rising clock edge to MMC0_CMD transition	1.12	3.16	ns
HS4006	$t_{d(\text{clkL-dV})}$	Delay time, MMC0_CLK transition to MMC0_DAT[7:0] transition	0.59	1.84	ns

(1) x = 7 for MMC0 (8-bit wide data bus).



J7_MMC0_TIMING_08

Figure 5-85. eMMC in – HS400 Mode – Transmitter Mode

ADVANCE INFORMATION

Table 5-91 shows the required DLL software configuration settings for MMC0 timing modes.

Table 5-91. MMC0 DLL Delay Mapping for All Timing Modes

MODE	DESCRIPTION	DELAY VALUE MMCSdN_PHY_CTRL_4_REG[15:12] OTAPDLYSEL	DELAY ENABLE MMCSdN_PHY_CTRL_4_REG[20] OTAPDLYENA	DLL REFERENCE FREQUENCY MMCSdN_PHY_CTRL_5_REG[10:8] FRQSEL	STROBE DELAY MMCSd0_SS_PHY_CTRL_4_REG [31:24] STRBSEL
Standard SDR	8-bit PHY operating in 1.8 V 25 MHz mode	0xF	0x1	0x0	0x0
High Speed SDR	8-bit PHY operating in 1.8 V 50 MHz mode	0xF	0x1	0x0	0x0
DDR52	8-bit PHY operating in 1.8 V 50 MHz DDR mode	0x5	0x1	0x4	0x0
HS200	8-bit PHY operating in eMMC 1.8 V 200 MHz SDR	0x6	0x1	0x0	0x0
HS400	8-bit PHY operating in eMMC 1.8 V 200 MHz DDR	0x0	0x1	0x0	0x77

5.11.5.20.2 MMCSDi — MMCSD1 and MMCSD2 — SD/SDIO Interface

NOTE

The MMCSDi (i = 1 to 2) controller is also referred to as MMCi.

MMCSDi interface is compliant with the SD Host Controller Standard Specification 4.10 and SD Physical Layer Specification v3.01 as well as SDIO Specification v3.00 and it supports the following SD Card applications:

- Default speed
- High speed
- UHS-I SDR12
- UHS-I SDR25
- UHS-I SDR50
- UHS-I DDR50

NOTE

For more information, see the *Multimedia Card/Secure Digital (eMMC/SD/SDIO) Interface* chapter in the device TRM.

5.11.5.20.2.1 Default speed Mode

Table 5-92 and Table 5-93 present timing requirements and switching characteristics for MMCSDi – Default Speed in receiver and transmitter mode (see Figure 5-86 and Figure 5-87)

Table 5-92. Timing Requirements for MMCSDi – Default Speed Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
DSSD5	$t_{su(cmdV-clkH)}$	Setup time, MMCi_CMD valid before MMCi_CLK rising clock edge	2.55		ns
DSSD6	$t_{h(clkH-cmdV)}$	Hold time, MMCi_CMD valid after MMCi_CLK rising clock edge	19.67		ns
DSSD7	$t_{su(dV-clkH)}$	Setup time, MMCi_DAT[x:0] valid before MMCi_CLK rising clock edge	2.55		ns
DSSD8	$t_{h(clkH-dV)}$	Hold time, MMCi_DAT[x:0] valid after MMCi_CLK rising clock edge	19.67		ns

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).

Table 5-93. Switching Characteristics for MMCSDi – Default Speed Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
DSSD0	$f_{op(clk)}$	Operating frequency, MMCi_CLK		25	MHz
DSSD1	$t_{w(clkH)}$	Pulse duration, MMCi_CLK high	18.7		ns
DSSD2	$t_{w(clkL)}$	Pulse duration, MMCi_CLK low	18.7		ns
DSSD3	$t_{d(clkL-cmdV)}$	Delay time, MMCi_CLK falling clock edge to MMCi_CMD transition	- 14.1	14.1	ns
DSSD4	$t_{d(clkL-dV)}$	Delay time, MMCi_CLK falling clock edge to MMCi_DAT[x:0] transition	- 14.1	14.1	ns

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).



Figure 5-86. SD/SDIO in – Default Speed – Receiver Mode




Figure 5-87. SD/SDIO in – Default Speed – Transmitter Mode

5.11.5.20.2.2 High Speed Mode

Table 5-94 and Table 5-95 present timing requirements and switching characteristics for MMCSDi – High Speed in receiver and transmitter mode (see Figure 5-88 and Figure 5-89).

Table 5-94. Timing Requirements for MMCSDi – High Speed Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
HSSD3	$t_{su(cmdV-clkH)}$	Setup time, MMCi_CMD valid before MMCi_CLK rising clock edge	2.55		ns
HSSD4	$t_{h(clkH-cmdV)}$	Hold time, MMCi_CMD valid after MMCi_CLK rising clock edge	2.67		ns
HSSD7	$t_{su(dV-clkH)}$	Setup time, MMCi_DAT[x:0] valid before MMCi_CLK rising clock edge	2.55		ns
HSSD8	$t_{h(clkH-dV)}$	Hold time, MMCi_DAT[x:0] valid after MMCi_CLK rising clock edge	2.67		ns

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).

Table 5-95. Switching Characteristics for MMCSDi – High Speed Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
HSSD1	$f_{op(clk)}$	Operating frequency, MMCi_CLK		50	MHz
HSSD2H	$t_{w(clkH)}$	Pulse duration, MMCi_CLK high	9.2		ns
HSSD2L	$t_{w(clkL)}$	Pulse duration, MMCi_CLK low	9.2		ns
HSSD5	$t_{d(clkL-cmdV)}$	Delay time, MMCi_CLK rising clock edge to MMCi_CMD transition	2.4	13.1	ns
HSSD6	$t_{d(clkL-dV)}$	Delay time, MMCi_CLK rising clock edge to MMCi_DAT[x:0] transition	2.4	13.1	ns

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).




Figure 5-88. SD/SDIO in – High Speed – Receiver Mode




Figure 5-89. SD/SDIO in – High Speed – Transmitter Mode

5.11.5.20.2.3 UHS-I SDR12 Mode

Table 5-96 and Table 5-97 present timing requirements and switching characteristics for MMCSDi – SDR12 in receiver and transmitter mode (see Figure 5-90 and Figure 5-91).

Table 5-96. Timing Requirements for MMCSDi – SDR12 Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SDR125	$t_{su(cmdV-clkH)}$	Setup time, MMCi_CMD valid before MMCi_CLK rising clock edge	21.65		ns
SDR126	$t_{h(clkH-cmdV)}$	Hold time, MMCi_CMD valid after MMCi_CLK rising clock edge	1.67		ns
SDR127	$t_{su(dV-clkH)}$	Setup time, MMCi_DAT[x:0] valid before MMCi_CLK rising clock edge	21.65		ns
SDR128	$t_{h(clkH-dV)}$	Hold time, MMCi_DAT[x:0] valid after MMCi_CLK rising clock edge	1.67		ns

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).

Table 5-97. Switching Characteristics for MMCSDi – SDR12 Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SDR120	$f_{op(clk)}$	Operating frequency, MMCi_CLK		25	MHz
SDR121	$t_w(clkH)$	Pulse duration, MMCi_CLK high	18.7		ns
SDR122	$t_w(clkL)$	Pulse duration, MMCi_CLK low	18.7		ns
SDR123	$t_d(clkL-cmdV)$	Delay time, MMCi_CLK rising clock edge to MMCi_CMD transition	1.2	35.6	ns
SDR124	$t_d(clkL-dV)$	Delay time, MMCi_CLK rising clock edge to MMCi_DAT[x:0] transition	1.2	35.6	ns

ADVANCE INFORMATION

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).



Figure 5-90. SD/SDIO in – High Speed SDR12 – Receiver Mode




Figure 5-91. SD/SDIO in – High Speed SDR12 – Transmitter Mode

5.11.5.20.2.4 UHS-I SDR25 Mode

Table 5-98 and Table 5-99 present timing requirements and switching characteristics for MMCSDi – SDR25 in receiver and transmitter mode (see Figure 5-92 and Figure 5-93).

Table 5-98. Timing Requirements for MMCSDi – SDR25 Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SDR253	$t_{su(cmdV-clkH)}$	Setup time, MMCi_CMD valid before MMCi_CLK rising clock edge	2.15		ns
SDR254	$t_{h(clkH-cmdV)}$	Hold time, MMCi_CMD valid after MMCi_CLK rising clock edge	1.67		ns
SDR257	$t_{su(dV-clkH)}$	Setup time, MMCi_DAT[x:0] valid before MMCi_CLK rising clock edge	2.15		ns
SDR258	$t_{h(clkH-dV)}$	Hold time, MMCi_DAT[x:0] valid after MMCi_CLK rising clock edge	1.67		ns

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).

Table 5-99. Switching Characteristics for MMCSDi – SDR25 Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SDR251	$f_{op(clk)}$	Operating frequency, MMCi_CLK		50	MHz
SDR252H	$t_{w(clkH)}$	Pulse duration, MMCi_CLK high	9.2		ns
SDR252L	$t_{w(clkL)}$	Pulse duration, MMCi_CLK low	9.2		ns
SDR255	$t_{d(clkL-cmdV)}$	Delay time, MMCi_CLK rising clock edge to MMCi_CMD transition	2.4	13.1	ns
SDR256	$t_{d(clkL-dV)}$	Delay time, MMCi_CLK rising clock edge to MMCi_DAT[x:0] transition	2.4	13.1	ns

ADVANCE INFORMATION

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).




Figure 5-92. SD/SDIO in – High Speed SDR25 – Receiver Mode




Figure 5-93. SD/SDIO in – High Speed SDR25 – Transmitter Mode

5.11.5.20.2.5 UHS-I SDR50 Mode

Table 5-100 presents timing requirements and switching characteristics for MMCSDi – SDR50 in receiver and transmitter mode (see and Figure 5-94).

Table 5-100. Switching Characteristics for MMCSDi – SDR50 Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
SDR501	$f_{op}(clk)$	Operating frequency, MMCi_CLK		100	MHz
SDR502H	$t_{w}(clkH)$	Pulse duration, MMCi_CLK high	4.45		ns
SDR502L	$t_{w}(clkL)$	Pulse duration, MMCi_CLK low	4.45		ns
SDR505	$t_{d}(clkL-cmdV)$	Delay time, MMCi_CLK rising clock edge to MMCi_CMD transition	1.2	6.35	ns
SDR506	$t_{d}(clkL-dV)$	Delay time, MMCi_CLK rising clock edge to MMCi_DAT[x:0] transition	1.2	6.35	ns

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).




Figure 5-94. SD/SDIO in – High Speed SDR50 – Transmitter Mode

5.11.5.20.2.6 UHS-I DDR50 Mode

Table 5-101 and Table 5-102 present timing requirements and switching characteristics for MMCSDi – DDR50 in receiver and transmitter mode (see Figure 5-95 and Figure 5-96).

Table 5-101. Timing Requirements for MMCSDi – DDR50 Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
DDR505	$t_{su(cmdV-clk)}$	Setup time, MMCi_CMD valid before MMCi_CLK transition	2.99		ns
DDR506	$t_{h(clk-cmdV)}$	Hold time, MMCi_CMD valid after MMCi_CLK transition	1.91		ns
DDR507	$t_{su(dV-clk)}$	Setup time, MMCi_DAT[x:0] valid before MMCi_CLK transition	-0.06		ns
DDR508	$t_{h(clk-dV)}$	Hold time, MMCi_DAT[x:0] valid after MMCi_CLK transition	1.91		ns

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).

Table 5-102. Switching Characteristics for MMCSDi – DDR50 Mode

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
DDR500	$f_{op(clk)}$	Operating frequency, MMCi_CLK		50	MHz
DDR501	$t_{w(clkH)}$	Pulse duration, MMCi_CLK high	9.2		ns
DDR502	$t_{w(clkL)}$	Pulse duration, MMCi_CLK low	9.2		ns
DDR503	$t_{d(clk-cmdV)}$	Delay time, MMCi_CLK rising clock edge to MMCi_CMD transition	1.2	13.1	ns
DDR504	$t_{d(clk-dV)}$	Delay time, MMCi_CLK transition to MMCi_DAT[x:0] transition	1.2	6.35	ns

(1) x = 3 for MMCSD1/MMCSD2 (4-bit wide data bus).




Figure 5-95. SD/SDIO – High Speed SD – DDR – Data/Command Receive




Figure 5-96. SD/SDIO – High Speed SD – DDR – Data/Command Transmit

ADVANCE INFORMATION

Table 5-103 shows the required DLL software configuration settings for MMC1/2 timing modes.

Table 5-103. MMC1/2 DLL Delay Mapping for All Timing Modes

MODE	DESCRIPTION	DELAY VALUE MMCSdn_PHY_CTRL_4_REG[1 5:12] OTAPDLYSEL	DELAY ENABLE MMCSdn_PHY_CTRL_4_REG[2 0] OTAPDLYENA	DELAY BUFFER DURATION MMCSdn_PHY_CTRL_5_REG[2: 0] CLKBUFSEL
DS	4-bit PHY operating in 3.3 V 25 MHz mode	0x0	0x1	0x7
HS	4-bit PHY operating in 3.3 V 50 MHz mode	0xF	0x1	0x7
SDR12	4-bit PHY operating in 1.8 V 25 MHz mode	0xF	0x1	0x7
SDR25	4-bit PHY operating in 1.8 V 50 MHz mode	0xF	0x1	0x7
SDR50	4-bit PHY operating in 1.8 V 100 MHz mode	0xC	0x1	0x7
DDR50	4-bit PHY operating in 1.8 V 50 MHz DDR mode	0xC	0x1	0x7

For more information, see *Multimedia Card/Secure Digital (MMC/SD) Interface* section in *Peripherals* chapter in the device TRM.

5.11.5.21 NAVSS

Table 5-104, Table 5-105, Figure 5-97, and Figure 5-98 present timing requirement and switching characteristics of the CPTS interface.

Table 5-104. Timing Requirements for CPTS Input

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
T1	$t_{w(HWn_TS_PUSHH)}$	HWn_TS_PUSH Pulse duration, high	$2 + 12P^{(1)}$		ns
T2	$t_{w(HWn_TS_PUSHL)}$	HWn_TS_PUSH pulse duration, low	$2 + 12P^{(1)}$		ns
T3	$t_{c(RFT_CLK)}$	RFT_CLK cycle time	5	8	ns
T4	$t_{w(RFT_CLKH)}$	RFT_CLK pulse duration, high	$0.45 \times t_{c(RFT_CLK)}$		ns
T5	$t_{w(RFT_CLKL)}$	RFT_CLK pulse duration, low	$0.45 \times t_{c(RFT_CLK)}$		ns

(1) P = functional clock period in ns.

(2) n in HWn_TS_PUSH = 1 to 8.




Figure 5-97. CPTS Input Timing

Table 5-105. Switching Characteristics for CPTS Output

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
T6	$t_{w(TS_COMPH)}$	NAVSS-CPTS TS_COMP, high	$-2+36P^{(1)}$		ns
T7	$t_{w(TS_COMPL)}$	NAVSS-CPTS TS_COMP, low	$-2+36P^{(1)}$		ns
T8	$t_{w(TS_COMPH)}$	CPSW-CPTS TS_COMP, high	$-2+36P^{(1)}$		ns
T9	$t_{w(TS_COMPL)}$	CPSW-CPTS TS_COMP, low	$-2+36P^{(1)}$		ns
T10	$t_{w(TS_SYNCH)}$	NAVSS-CPTS TS_SYNC, high	$-2+36P^{(1)}$		ns
T11	$t_{w(TS_SYNCL)}$	NAVSS-CPTS TS_SYNC, low	$-2+36P^{(1)}$		ns
T12	$t_{w(TS_SYNCH)}$	CPSW-CPTS TS_SYNC, high	$-2+36P^{(1)}$		ns
T13	$t_{w(TS_SYNCL)}$	CPSW-CPTS TS_SYNC, low	$-2+36P^{(1)}$		ns
T14	$t_{w(SYNC_OUTH)}$	TS_SYNC sourcing SYNCn_OUT, high	$-2+36P^{(1)}$		ns
T15	$t_{w(SYNC_OUTL)}$	TS_SYNC sourcing SYNCn_OUT, low	$-2+36P^{(1)}$		ns
T16	$t_{w(SYNC_OUTH)}$	GENF sourcing SYNCn_OUT, high	$-2+5P^{(1)}$		ns
T17	$t_{w(SYNC_OUTL)}$	GENF sourcing SYNCn_OUT, low	$-2+5P^{(1)}$		ns

(1) P = functional clock period in ns.




Figure 5-98. CPTS Output Switching Characteristics

For more information, see *Navigator Subsystem (NAVSS)* section in *Data Movement Architecture (DMA)* chapter in the device TRM.

5.11.5.22 OSPI

For more details about features and additional description information on the device Octal Serial Peripheral Interface, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

5.11.5.22.1 OSPI With Data Training

Table 5-106. OSPI Switching Characteristics – Data Training

PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
$t_{c(\text{CLK})}$	Cycle time, CLK	DDR, 1.8V	6.02		ns
		DDR, 3.3V	7.52		ns
$t_{c(\text{CLK})}$	Cycle time, CLK	SDR, 1.8V	6.02		ns
		SDR, 3.3V	7.52		ns

5.11.5.22.2 OSPI Without Data Training

NOTE

The I/O Timings provided in this section are only applicable when data training is not implemented. Additionally, the I/O Timings are valid only for some OSPI usage modes when the corresponding DLL Delays are configured as described in [Table 5-111](#) found in this section.

[Table 5-107](#), [Table 5-108](#), [Figure 5-99](#), and [Figure 5-100](#) present switching characteristics for OSPI DDR and SDR Mode.

Table 5-107. OSPI Switching Characteristics – DDR Mode ⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
O1	$t_{c(\text{CLK})}$	Cycle time, CLK	1.8V	19		ns
			3.3V	19		ns
O2	$t_{w(\text{CLKL})}$	Pulse duration, CLK low		$-0.3+0.475 \cdot P$ (2)		ns
O3	$t_{w(\text{CLKH})}$	Pulse duration, CLK high		$-0.3+0.475 \cdot P$ (2)		ns

Table 5-107. OSPI Switching Characteristics – DDR Mode ⁽¹⁾ (continued)

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
O4	$t_{d(CLK-CSn)}$	Delay time, CLK rising edge to CSn active edge	1.8V, OSPI0 DDR TX; 1.8V, OSPI1 DDR TX	$-7.7-0.475 * P - 0.975 * N * R$ (3) (4) (5)	$0-0.475 * P - 0.975 * N * R$ (3) (4) (5)	ns
			3.3V, OSPI0 DDR TX; 3.3V, OSPI1 DDR TX	$-8-0.475 * P - 0.975 * N * R$ (3) (4) (5)	$0-0.475 * P - 0.975 * N * R$ (3) (4) (5)	ns
O5	$t_{d(CLK-CSn)}$	Delay time, CLK rising edge to CSn inactive edge	1.8V, OSPI0 DDR TX; 1.8V, OSPI1 DDR TX	$-7.7+0.475 * P + 0.975 * N * R$ (3) (4) (5)	$0+0.475 * P + 0.975 * N * R$ (3) (4) (5)	ns
			3.3V, OSPI0 DDR TX; 3.3V, OSPI1 DDR TX	$-8+0.475 * P + 0.975 * N * R$ (3) (4) (5)	$0+0.475 * P + 0.975 * N * R$ (3) (4) (5)	ns
O6	$t_{d(CLK-D)}$	Delay time, CLK active edge to D[i:0] transition	1.8V, OSPI0 DDR TX; 1.8V, OSPI1 DDR TX	-7.7	-1.56	ns
			3.3V, OSPI0 DDR TX; 3.3V, OSPI1 DDR TX	-7.7	-1.56	ns

(1) i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1

(2) P = CLK cycle time

(3) P = SCLK period

(4) N = OSPI_DEV_DELAY_REG[7-0] D_INIT_FLD

(5) R = refclk




Figure 5-99. OSPI Switching Characteristics – DDR

Table 5-108. OSPI Switching Characteristics – SDR Mode ⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
O7	$t_{c(CLK)}$	Cycle time, CLK	1.8V	7		ns
			3.3V	7.52		ns
O8	$t_{w(CLKL)}$	Pulse duration, CLK low		$-0.3+0.475 * P$ (2)		ns
O9	$t_{w(CLKH)}$	Pulse duration, CLK high		$-0.3+0.475 * P$ (2)		ns
O10	$t_{d(CLK-CSn)}$	Delay time, CLK rising edge to CSn active edge	1.8V	$-1-0.475 * P - 0.975 * N * R$ (3) (4) (5)	$1-0.475 * P - 0.975 * N * R$ (3) (4) (5)	ns
			3.3V	$-1-0.475 * P - 0.975 * N * R$ (3) (4) (5)	$1-0.475 * P - 0.975 * N * R$ (3) (4) (5)	ns

ADVANCE INFORMATION

Table 5-108. OSPI Switching Characteristics – SDR Mode ⁽¹⁾ (continued)

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
O11	$t_{d(\text{CLK-CSn})}$	Delay time, CLK rising edge to CSn inactive edge	1.8V	$-1+0.475 * P$ $+ 0.975 * N * R$ ^{(3) (4) (5)}	$1+0.475 * P$ $+ 0.975 * N * R$ ^{(3) (4) (5)}	ns
			3.3V	$-1+0.475 * P$ $+ 0.975 * N * R$ ^{(3) (4) (5)}	$1+0.475 * P$ $+ 0.975 * N * R$ ^{(3) (4) (5)}	ns
O12	$t_{d(\text{CLK-D})}$	Delay time, CLK active edge to D[i:0] transition	1.8V	-1.15	1.25	ns
			3.3V	-1.33	1.51	ns

(1) i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1

(2) P = CLK cycle time

(3) P = SCLK period

(4) N = OSPI_DEV_DELAY_REG[7-0] D_INIT_FLD

(5) R = refclk


**Figure 5-100. OSPI Switching Characteristics – SDR**

Table 5-109, Table 5-110, Figure 5-101, Figure 5-102, Figure 5-103, and Figure 5-104 presents timing requirements for OSPI DDR and SDR Mode.

Table 5-109. OSPI Timing Requirements – DDR Mode ⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
O13	$t_{su(\text{D-CLK})}$	Setup time, D[i:0] valid before active CLK edge	1.8V, No Loopback Clock; 1.8V, Internal Pad Loopback Clock	5.23		ns
			3.3V, No Loopback Clock; 3.3V, Internal Pad Loopback Clock	6.19		ns
O14	$t_{h(\text{CLK-D})}$	Hold time, D[i:0] valid after active CLK edge	1.8V, No Loopback Clock; 1.8V, Internal Pad Loopback Clock	1.84		ns
			3.3V, No Loopback Clock; 3.3V, Internal Pad Loopback Clock	2.34		ns
O15	$t_{su(\text{D-LBCLK})}$	Setup time, D[i:0] valid before active LBCLK (DQS) edge	1.8V, External Board Loopback Clock	0.52		ns
			3.3V, External Board Loopback Clock	1.97		ns
O16	$t_{h(\text{LBCLK-D})}$	Hold time, D[i:0] valid after active LBCLK (DQS) edge	1.8V, External Board Loopback Clock	1.8 ⁽²⁾		ns
			3.3V, External Board Loopback Clock	2.2 ⁽²⁾		ns

Table 5-109. OSPI Timing Requirements – DDR Mode ⁽¹⁾ (continued)

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
O17	$t_{su(D-DQS)}$	Setup time, DQS edge to D[i:0] transition	1.8V, OSPI0 DQS; 1.8V, OSPI1 DQS	-0.46		ns
			3.3V, OSPI0 DQS; 3.3V, OSPI1 DQS	-0.66		ns
O18	$t_h(DQS-D)$	Hold time, DQS edge to D[i:0] transition	1.8V, OSPI0 DQS; 1.8V, OSPI1 DQS	3.59		ns
			3.3V, OSPI0 DQS; 3.3V, OSPI1 DQS	7.92		ns

(1) i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1

(2) This Hold time requirement is larger than the Hold time provided by a typical flash device. Therefore, the trace length between the SoC and flash device must be sufficiently long enough to ensure that the Hold time is met at the SoC. The length of the SoC's external loopback clock (OSPI_LBCLKO to OSPI_DQS) may need to be shortened to compensate.




Figure 5-101. OSPI Timing Requirements – DDR, No Loopback Clock and Internal Pad Loopback Clock




Figure 5-102. OSPI Timing Requirements – DDR, External Loopback Clock and DQS

Table 5-110. OSPI Timing Requirements – SDR Mode ⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
O19	$t_{su(D-CLK)}$	Setup time, D[i:0] valid before active CLK edge	1.8V, No Loopback Clock	-2.18		ns
			3.3V, No Loopback Clock	-1.7		ns
O20	$t_h(CLK-D)$	Hold time, D[i:0] valid after active CLK edge	1.8V, No Loopback Clock	7.62		ns
			3.3V, No Loopback Clock	8.1		ns
O21	$t_{su(D-LBCLK)}$	Setup time, D[i:0] valid before active LBCLK input (DQS) edge	1.8V, External Board Loopback Clock	-3.24		ns
			3.3V, External Board Loopback Clock	-2.72		ns
O22	$t_h(LBCLK-D)$	Hold time, D[i:0] valid after active LBCLK input (DQS) edge	1.8V, External Board Loopback Clock	3.81		ns
			3.3V, External Board Loopback Clock	4.33		ns

(1) i in $[i:0] = 7$ for OSPI0, i in $[i:0] = 3$ for OSPI1




Figure 5-103. OSPI Timing Requirements – SDR, No Loopback Clock and Internal Pad Loopback Clock




Figure 5-104. OSPI Timing Requirements – SDR, External Loopback Clock

Table 5-111. OSPI DLL Delay Mapping for Timing Modes

MODE	OSPI_PHY_CONFIGURATION_REG BIT FIELD	DELAY VALUE
1.8V, OSPI0 DDR TX	PHY_CONFIG_TX_DLL_DELAY_FLD	0x45
1.8V, OSPI1 DDR TX	PHY_CONFIG_TX_DLL_DELAY_FLD	0x4B
3.3V, OSPI0 DDR TX	PHY_CONFIG_TX_DLL_DELAY_FLD	0x46
3.3V, OSPI1 DDR TX	PHY_CONFIG_TX_DLL_DELAY_FLD	0x4C
1.8V, OSPI0 DQS	PHY_CONFIG_RX_DLL_DELAY_FLD	0x14
1.8V, OSPI1 DQS	PHY_CONFIG_RX_DLL_DELAY_FLD	0x16
3.3V, OSPI0 DQS	PHY_CONFIG_RX_DLL_DELAY_FLD	0x3A
3.3V, OSPI1 DQS	PHY_CONFIG_RX_DLL_DELAY_FLD	0x3E
All other modes	PHY_CONFIG_TX_DLL_DELAY_FLD, PHY_CONFIG_RX_DLL_DELAY_FLD	0x0

For more information, see *Octal Serial Peripheral Interface (OSPI)* section in *Peripherals* chapter in the device TRM.

5.11.5.23 OLDI

Table 5-112. OLDI Switching Characteristics

NO.	PARAMETER	MODE	MIN	MAX	UNIT
O1	LVDS Low-to-High Transition Time max	IOSET1	0.18	0.5	ns
O2	LVDS high-to-low Transition Time max	IOSET1	0.18	0.5	ns
O3	Transmitter Output Bit Width min	IOSET1	1	1	UI
O4	Transmitter Pulse Positions – Normalized	IOSET1	0.25	0.75	ns
O5	Variation in transmitter pulse position across Bit 7:0 pulse positions	IOSET1	-0.06	0.06	ns
O6	TxOut Channel to Channel Skew	IOSET1		110	ns
O7	Transmitter Jitter Cycle-to-Cycle	IOSET1	0.028	0.035	ns
O8	Input Total Jitter Tolerance (Includes data to clock skew, pulse position variation.)	IOSET1		0.25	ns





Figure 5-105. OLDI Transmitter Pulse Positions



(1) $t_{JIT} = \text{DATA_TOL (Left+Right)}$

Figure 5-106. OLDI Data Output Jitter




Figure 5-107. LVDS Output Transition Times

For more information, see *Display Subsystem (DSS) and Peripherals* section in *Peripherals* chapter in the device TRM.

5.11.5.24 PCIE

The PCI-Express Subsystem is compliant with the PCIe® Base Specification, Revision 4.0. Refer to the specification for timing details.

For more details about features and additional description information on the device Peripheral Component Interconnect Express, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

For more information, see *Peripheral Component Interconnect Express (PCIe) Subsystem* section in *Peripherals* chapter in the device TRM.

ADVANCE INFORMATION

5.11.5.25 PRU_ICSSG

The device has integrated two identical PRU_ICSSG subsystems (PRU_ICSSG0 and PRU_ICSSG1). The programmable nature of the PRU cores, along with their access to pins, events and all device resources, provides flexibility in implementing fast real-time responses, specialized data handling operations, custom peripheral interfaces, and in offloading tasks from the other processor cores in the device.

For more details about features and additional description information on the device Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem - Gigabit, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

NOTE

The PRU_ICSSG0 and PRU_ICSSG1 support an internal wrapper multiplexing that expands the device top-level multiplexing. Signal naming in this section must match the internal wrapper multiplexing.

5.11.5.25.1 Programmable Real-Time Unit (PRU_ICSSG PRU)

NOTE

The PRU_ICSSG PRU signals have different functionality depending on the mode of operation. The signal naming in this section matches the naming used in the PRU Module Interface section in the device TRM.

5.11.5.25.1.1 PRU_ICSSG PRU Direct Input/Output Mode Electrical Data and Timing

Table 5-113. PRU_ICSSG PRU Timing Requirements – Direct Input Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRDI1	$t_{sk}(\text{PRU_DATAIN})$	PRU_DATAIN skew			2	ns




Figure 5-108. PRU_ICSSG PRU Direct Input Timing

(1) m in GPI[m:0] = 19.

Table 5-114. PRU_ICSSG PRU Switching Characteristics – Direct Output Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRDO1	$t_{sk}(\text{PRU_DATAOUT})$	PRU_DATAOUT skew			4	ns




Figure 5-109. PRU_ICSSG PRU Direct Output Timing

(1) n in GPO[n:0] = 19.

5.11.5.25.1.2 PRU_ICSSG PRU Parallel Capture Mode Electrical Data and Timing

Table 5-115. PRU_ICSSG PRU Timing Requirements – Parallel Capture Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRPC1	$t_{c}(\text{PRU_CLOCK})$	Cycle time, PRU_CLOCK		20		ns
PRPC2	$t_{w}(\text{PRU_CLOCKL})$	Pulse Duration, PRU_CLOCK Low		10		ns
PRPC3	$t_{w}(\text{PRU_CLOCKH})$	Pulse Duration, PRU_CLOCK High		10		ns
PRPC4	$t_{su}(\text{PRU_DATAIN-PRU_CLOCK})$	Setup time, PRU_DATAIN valid before PRU_CLOCK active edge		4		ns
PRPC5	$t_{h}(\text{PRU_CLOCK-PRU_DATAIN})$	Hold time, PRU_DATAIN valid after PRU_CLOCK active edge		0		ns




Figure 5-110. PRU_ICSSG PRU Parallel Capture Timing – Rising Edge Mode




Figure 5-111. PRU_ICSSG PRU Parallel Capture Timing – Falling Edge Mode

5.11.5.25.1.3 PRU_ICSSG PRU Shift Mode Electrical Data and Timing

Table 5-116. PRU_ICSSG PRU Timing Requirements – Shift In Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRSI1	$t_{w}(\text{PRU_DATAINL})$	Pulse Duration, PRU_DATAIN Low		$2+2*P$ ⁽¹⁾		ns
PRSI2	$t_{w}(\text{PRU_DATAINH})$	Pulse Duration, PRU_DATAIN High		$2+2*P$ ⁽¹⁾		ns

(1) P = Internal shift in clock period, defined by PRU0_GPI_DIV0 and PRU0_GPI_DIV1 bit fields in the ICSSG_GPCFG0_REG register.





Figure 5-112. PRU_ICSSG PRU Shift In Timing

ADVANCE INFORMATION

Table 5-117. PRU_ICSSG PRU Switching Characteristics – Shift Out Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRSO1	$t_{c}(\text{PRU_CLKOUT})$	Cycle time, PRU_CLKOUT		10		ns
PRSO2	$t_{w}(\text{PRU_CLKOUTL})$	Pulse Duration, PRU_CLKOUT Low		$-0.3 + 0.475 * P * Z$ <small>(1)(2)</small>		ns
PRSO3	$t_{w}(\text{PRU_CLKOUTH})$	Pulse Duration, PRU_CLKOUT High		$-0.3 + 0.475 * P * Y$ <small>(1)(3)</small>		ns
PRSO4	$t_{d}(\text{PRU_CLKOUT-PRU_DATAOUT})$	Delay time, PRU_CLKOUT to PRU_DATAOUT Valid		0	3	ns

- (1) P = Software programmable shift out clock period, defined by PRU0_GPO_DIV0 and PRU0_GPO_DIV1 bit fields in the ICSSG_GPCFG0_REG register.
- (2) The Z parameter is defined as follows: If PRU0_GPI_DIV0 and PRU0_GPI_DIV1 are INTEGERS -or- if PRU0_GPI_DIV0 is a NON-INTEGERS and PRU0_GPI_DIV1 is an EVEN INTEGER then, Z equals (PRU0_GPI_DIV0 * PRU0_GPI_DIV1). If PRU0_GPI_DIV0 is a NON-INTEGERS and PRU0_GPI_DIV1 is an ODD INTEGER then, Z equals (PRU0_GPI_DIV0 * PRU0_GPI_DIV1 + 0.5). If PRU0_GPI_DIV0 is an INTEGER and PRU0_GPI_DIV1 is a NON-INTEGERS then, Z equals (PRU0_GPI_DIV0 * PRU0_GPI_DIV1 + 0.5 * PRU0_GPI_DIV0). If PRU0_GPI_DIV0 and PRU0_GPI_DIV1 are NON-INTEGERS then, Z equals (PRU0_GPI_DIV0 * PRU0_GPI_DIV1 + 0.25 * PRU0_GPI_DIV0).
- (3) The Y parameter is defined as follows: If PRU0_GPI_DIV0 and PRU0_GPI_DIV1 are INTEGERS -or- if PRU0_GPI_DIV0 is a NON-INTEGERS and PRU0_GPI_DIV1 is an EVEN INTEGER then, Y equals (PRU0_GPI_DIV0 * PRU0_GPI_DIV1). If PRU0_GPI_DIV0 is a NON-INTEGERS and PRU0_GPI_DIV1 is an ODD INTEGER then, Y equals (PRU0_GPI_DIV0 * PRU0_GPI_DIV1 - 0.5). If PRU0_GPI_DIV0 is an INTEGER and PRU0_GPI_DIV1 is a NON-INTEGERS then, Y equals (PRU0_GPI_DIV0 * PRU0_GPI_DIV1 - 0.5 * PRU0_GPI_DIV0). If PRU0_GPI_DIV0 and PRU0_GPI_DIV1 are NON-INTEGERS then, Y1 equals (PRU0_GPI_DIV0 * PRU0_GPI_DIV1 - 0.25 * PRU0_GPI_DIV0) and Y2 equals (PRU0_GPI_DIV0 * PRU0_GPI_DIV1 + 0.25 * PRU0_GPI_DIV0), where Y1 is the first high pulse and Y2 is the second high pulse.

**Figure 5-113. PRU_ICSSG PRU Shift Out Timing**

5.11.5.25.1.4 PRU_ICSSG PRU Sigma Delta and Peripheral Interface Modes Electrical Data and Timing

Table 5-118. PRU_ICSSG PRU Timing Requirements – Sigma Delta Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRSD1	$t_{c}(\text{SD_CLK})$	Cycle time, SD_CLK		40		ns
PRSD2L	$t_{w}(\text{SD_CLKL})$	Pulse Duration, SD_CLK Low		20		ns
PRSD2H	$t_{w}(\text{SD_CLKH})$	Pulse Duration, SD_CLK High		20		ns
PRSD3	$t_{su}(\text{SD_DATA-SD_CLK})$	Setup time, SD_DATA valid before SD_CLK active edge		10		ns
PRSD4	$t_{h}(\text{SD_CLK-SD_DATA})$	Hold time, SD_DATA valid before SD_CLK active edge		5		ns




Figure 5-114. PRU_ICSSG PRU SD_CLK Falling Active Edge




Figure 5-115. PRU_ICSSG PRU SD_CLK Rising Active Edge

Table 5-119. PRU_ICSSG PRU Timing Requirements – Peripheral Interface Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRPIF1	$t_w(\text{PIF_DATA_INH})$	Pulse Duration, PIF_DATA_IN High		2 + $0.475 \cdot (4 \cdot P)$ (1)		ns
PRPIF2	$t_w(\text{PIF_DATA_INL})$	Pulse Duration, PIF_DATA_IN Low		2 + $0.475 \cdot (4 \cdot P)$ (1)		ns

(1) P = 1x (or TX) clock period, defined by PRUn_ED_TX_DIV_FACTOR and PRUn_ED_TX_DIV_FACTOR_FRAC in the ICSSG_PRUn_ED_TX_CFG_REG register.




Figure 5-116. PRU_ICSSG PRU Peripheral Interface Timing


Table 5-120. PRU_ICSSG PRU Switching Characteristics – Peripheral Interface Mode

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRPIF1	$t_c(\text{PIF_CLK})$	Cycle time, PIF_CLK		30		ns
PRPIF2H	$t_w(\text{PIF_DATA_INH})$	Pulse Duration, PIF_CLK High		0 + $0.475 \cdot P$ (1)		ns
PRPIF2L	$t_w(\text{PIF_DATA_INL})$	Pulse Duration, PIF_CLK Low		0 + $0.475 \cdot P$ (1)		ns
PRPIF3	$t_d(\text{PIF_CLK-PIF_DATA_OUT})$	Delay time, PIF_CLK fall to PIF_DATA_OUT		-5	5	ns

Table 5-120. PRU_ICSSG PRU Switching Characteristics – Peripheral Interface Mode (continued)

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRPIF4	$t_{d(PIF_CLK-PIF_DATA_EN)}$	Delay time, PIF_CLK fall to PIF_DATA_EN		-5	5	ns

(1) P = 1x (or TX) clock period, defined by PRUn_ED_TX_DIV_FACTOR and PRUn_ED_TX_DIV_FACTOR_FRAC in the ICSSG_PRUn_ED_TX_CFG_REG register.


**Figure 5-117. PRU_ICSSG PRU Peripheral Interface Switching Characteristics**

5.11.5.25.2 PRU_ICSSG Pulse Width Modulation (PWM)

5.11.5.25.2.1 PRU_ICSSG PWM Electrical Data and Timing

Table 5-121. PRU_ICSSG PWM Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRPWM1	$t_{sk(PWM_A/B)}$	PWM_A/B skew			5	ns

**Figure 5-118. PRU_ICSSG PWM Timing**

5.11.5.25.3 PRU_ICSSG Industrial Ethernet Peripheral (PRU_ICSSG IEP)

5.11.5.25.3.1 PRU_ICSSG IEP Electrical Data and Timing

Table 5-122. PRU_ICSSG IEP Timing Requirements – Input Validated with SYNC

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRIEP1	$t_{w(EDC_SYNC_OUTL)}$	Pulse Duration, EDC_SYNC_OUT Low		$-2+20 \cdot P$ ⁽¹⁾		ns
PRIEP2	$t_{w(EDC_SYNC_OUTH)}$	Pulse Duration, EDC_SYNC_OUT High		$-2+20 \cdot P$ ⁽¹⁾		ns
PRIEP3	$t_{su(EDIO_DATA_IN-EDC_SYNC_OUT)}$	Setup time, EDIO_DATA_IN valid before EDC_SYNC_OUT active edge		20		ns
PRIEP4	$t_{h(EDC_SYNC_OUT-EDIO_DATA_IN)}$	Hold time, EDIO_DATA_IN valid after EDC_SYNC_OUT active edge		20		ns

- (1) P = PRU_ICSSG IEP clock source period.
- (2) x in EDC_SYNCx_OUT = 0 or 1.




Figure 5-119. PRU_ICSSG IEP SYNC Timing

Table 5-123. PRU_ICSSG IEP Timing Requirements – Digital IOs

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
IEPIO1	$t_w(\text{EDIO_OUTVALIDL})$	Pulse Duration, EDIO_OUTVALID Low		$-2+14 \cdot P^{(1)}$		ns
IEPIO2	$t_w(\text{EDIO_OUTVALIDH})$	Pulse Duration, EDIO_OUTVALID High		$-2+32 \cdot P^{(1)}$		ns
IEPIO3	$t_d(\text{EDIO_OUTVALID-EDIO_DATA_OUT})$	Delay time, EDIO_OUTVALID to EDIO_DATA_OUT		0	$0+18 \cdot P^{(1)}$	ns
IEPIO4	$t_{sk}(\text{EDIO_DATA_OUT})$	EDIO_DATA_OUT skew		5		ns

- (1) P = PRU_ICSSG IEP clock source period.



Figure 5-120. PRU_ICSSG IEP Digital IOs Timing

Table 5-124. PRU_ICSSG IEP Timing Requirements – LATCH_INx

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRLA1	$t_w(\text{EDC_LATCH_INxL})$	Pulse Duration, EDC_LATCH_INx Low		$2+3 \cdot P^{(1)}$		ns
PRLA2	$t_w(\text{EDC_LATCH_INxH})$	Pulse Duration, EDC_LATCH_INx High		$2+3 \cdot P^{(1)}$		ns

- (1) P = PRU_ICSSG IEP clock source period.
- (2) x in EDC_LATCH_INx = 0 or 1.




Figure 5-121. PRU_ICSSG IEP LATCH_INx Timing

5.11.5.25.4 PRU_ICSSG Universal Asynchronous Receiver Transmitter (PRU_ICSSG UART)

5.11.5.25.4.1 PRU_ICSSG UART Electrical Data and Timing

Table 5-125. PRU_ICSSG UART Timing Requirements


NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRUR1H	$t_{w(RXH)}$	Pulse Duration, Receive start, stop, data bit High		0+U ⁽¹⁾		ns
PRUR1L	$t_{w(RXL)}$	Pulse Duration, Receive start, stop, data bit Low		-2+U ⁽¹⁾		ns

(1) U = UART baud time = 1/programmed baud rate.

Table 5-126. PRU_ICSSG UART Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRUR2	f(baud)	Maximum programmable baud rate				
PRUR3L	$t_{w(TXH)}$	Pulse Duration, Transmit start, stop, data bit High		0+U ⁽¹⁾		ns
PRUR3H	$t_{w(TXL)}$	Pulse Duration, Transmit start, stop, data bit Low		-2+U ⁽¹⁾		ns

(1) U = UART baud time = 1/programmed baud rate.



(1) i in PRGi_UART0_RXD and PRGi_UART0_TXD = 0, 1 or 2

PRU_UART_TIMING_01

Figure 5-122. PRU_ICSSG UART Timing


5.11.5.25.5 PRU_ICSSG Enhanced Capture Peripheral (PRU_ICSSG ECAP)

5.11.5.25.5.1 PRU_ICSSG ECAP Electrical Data and Timing

Table 5-127. PRU_ICSSG ECAP Timing Requirements

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PREP1	$t_{w(CAP)}$	Pulse Duration, Capture input (asynchronous)		2+2*P ⁽¹⁾		ns
PREP2	$t_{w(SYNCI)}$	Pulse Duration, Sync input (asynchronous)		2+2*P ⁽¹⁾		ns

(1) P = CORE_CLK period



PRU_ECAP_TIMING_01

Figure 5-123. PRU_ICSSG ECAP Timing

Table 5-128. PRU_ICSSG ECAP Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PREP3	$t_w(\text{APWM})$	Pulse Duration, Auxillary PWM (APWM) output APWM_OUT		$0+2 \cdot P$ ⁽¹⁾		ns
PREP4	$t_w(\text{SYNCO})$	Pulse Duration, Sync output (asynchronous) SYNC_OUT		$0+P$ ⁽¹⁾		ns

(1) P = CORE_CLK period




Figure 5-124. PRU_ICSSG ECAP Switching Characteristics

5.11.5.25.6 PRU_ICSSG RGMII, MII_RT, and Switch

5.11.5.25.6.1 PRU_ICSSG MDIO Electrical Data and Timing

Table 5-129. PRU_ICSSG MDIO Timing Requirements – MDIO_DATA

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRMDI1	$t_{su}(\text{MDIO-MDC})$	Setup time, MDIO valid before MDC High		90		ns
PRMDI2	$t_h(\text{MDC-MDIO})$	Hold time, MDIO valid from MDC High		0		ns

(1) P = Cycle time




Figure 5-125. PRU_ICSSG MDIO_DATA Timing – Input Mode

Table 5-130. PRU_ICSSG MDIO Switching Characteristics – MDIO_CLK

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRMC1	$t_c(\text{MDC})$	Cycle time, MDC		400		ns
PRMC2	$t_w(\text{MDCH})$	Pulse Duration, MDC High		160		ns
PRMC3	$t_w(\text{MDCL})$	Pulse Duration, MDC Low		160		ns
PRMC4	$t_t(\text{MDC})$	Transition time, MDC			5	ns

ADVANCE INFORMATION




Figure 5-126. PRU_ICSSG MDIO_CLK Timing

Table 5-131. PRU_ICSSG MDIO Switching Characteristics – MDIO_DATA

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRMDO1	$t_{d(MDC-MDIO)}$	Delay time, MDC High to MDIO valid		10		ns




Figure 5-127. PRU_ICSSG MDIO_DATA Timing – Output Mode

5.11.5.25.6.2 PRU_ICSSG RGMII Electrical Data and Timing

Table 5-132. PRU_ICSSG RGMII Timing Requirements – RGMII_RCLK

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRRG1	$t_{c(RXC)}$	Cycle time, RXC	10 Mbps	TBD	TBD	ns
			100 Mbps	TBD	TBD	ns
			1000 Mbps	7.2	8.8	ns
PRRG2	$t_{w(RXCH)}$	Pulse duration, RXC high	10 Mbps	TBD	TBD	ns
			100 Mbps	TBD	TBD	ns
			1000 Mbps	3.6	4.4	ns
PRRG3	$t_{w(RXCL)}$	Pulse duration, RXC low	10 Mbps	TBD	TBD	ns
			100 Mbps	TBD	TBD	ns
			1000 Mbps	3.6	4.4	ns
PRRG4	$t_t(RXC)$	Transition time, RXC	10 Mbps		TBD	ns
			100 Mbps		TBD	ns
			1000 Mbps		0.75	ns

ADVANCE INFORMATION




Figure 5-128. PRU_ICSSG RGMII_RCLK Input Timing

Table 5-133. PRU_ICSSG RGMII Timing Requirements – RGMII_RD[3:0] and RGMII_RCTL

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRRG5	$t_{su}(RD-RXC)$	Setup time, RD[3:0] valid before RXC high/low	10 Mbps	TBD		ns
			100 Mbps	TBD		ns
			1000 Mbps	1		ns
	$t_{su}(RX_CTL-RXC)$	Setup time, RX_CTL valid before RXC high/low	10 Mbps	TBD		ns
			100 Mbps	TBD		ns
			1000 Mbps	1		ns
PRRG6	$t_h(RXC-RD)$	Hold time, RD[3:0] valid after RXC high/low	10 Mbps	TBD		ns
			100 Mbps	TBD		ns
			1000 Mbps	1		ns
	$t_h(RXC-RX_CTL)$	Hold time, RX_CTL valid after RXC high/low	10 Mbps	TBD		ns
			100 Mbps	TBD		ns
			1000 Mbps	1		ns
PRRG7	$t_t(RD)$	Transition time, RD	10 Mbps		TBD	ns
			100 Mbps		TBD	ns
			1000 Mbps		0.75	ns
	$t_t(RX_CTL)$	Transition time, RX_CTL	10 Mbps		TBD	ns
			100 Mbps		TBD	ns
			1000 Mbps		0.75	ns




Figure 5-129. PRU_ICSSG RGMII_RD[3:0] and RGMII_RCTL Input Timing

Table 5-134. PRU_ICSSG RGMII Switching Characteristics – RGMII_TCLK

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRRG8	$t_c(TXC)$	Cycle time, TXC	10 Mbps	TBD	TBD	ns
			100 Mbps	TBD	TBD	ns
			1000 Mbps	7.2	8.8	ns

Table 5-134. PRU_ICSSG RGMII Switching Characteristics – RGMII_TCLK (continued)

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRRG9	$t_w(TXCH)$	Pulse duration, TXC high	10 Mbps	TBD	TBD	ns
			100 Mbps	TBD	TBD	ns
			1000 Mbps	3.6	4.4	ns
PRRG10	$t_w(TXCL)$	Pulse duration, TXC low	10 Mbps	TBD	TBD	ns
			100 Mbps	TBD	TBD	ns
			1000 Mbps	3.6	4.4	ns
PRRG11	$t_t(TXC)$	Transition time, TXC	10 Mbps		TBD	ns
			100 Mbps		TBD	ns
			1000 Mbps		0.75	ns




Figure 5-130. PRU_ICSSG RGMII_RCLK Output Timing

Table 5-135. PRU_ICSSG RGMII Switching Characteristics – RGMII_TD[3:0] and RGMII_TCTL

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PRRG12	$t_{sk}(TD-TXC)$	TD to TXC output skew	10 Mbps	TBD	TBD	ns
			100 Mbps	TBD	TBD	ns
			1000 Mbps	TBD	TBD	ns
	$t_{sk}(TX_CTL-TXC)$	TX_CTL to TXC output skew	10 Mbps	TBD	TBD	ns
			100 Mbps	TBD	TBD	ns
			1000 Mbps	TBD	TBD	ns
PRRG13	$t_t(TD)$	Transition time, TD	10 Mbps		TBD	ns
			100 Mbps		TBD	ns
			1000 Mbps		0.75	ns
	$t_t(TX_CTL)$	Transition time, TX_CTL	10 Mbps		TBD	ns
			100 Mbps		TBD	ns
			1000 Mbps		0.75	ns

(1) P = Cycle time




Figure 5-131. PRU_ICSSG RGMII_RD[3:0] and RGMII_RCTL Output Timing


5.11.5.25.6.3 PRU_ICSSG MII_RT Electrical Data and Timing

NOTE

In order to ensure the MII_G_RT I/O timing values published in the device data sheet, the PRU_ICSSG ICSSGn_CORE_CLK (where n = 0 to 1) core clock must be configured for 200 MHz, 225 MHz, or 250 MHz and the TX_CLK_DELAYn (where n = 0 or 1) bit field in the ICSSG_TXCFG0/1 register must be set to 0h (default value).

Table 5-136. PRU_ICSSG MII_RT Timing Requirements – MII_RXCLK

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PMIR1	$t_{c(RX_CLK)}$	Cycle time, RX_CLK	10 Mbps	399.96	400.04	ns
			100 Mbps	39.996	40.004	ns
PMIR2	$t_{w(RX_CLKH)}$	Pulse Duration, RX_CLK High	10 Mbps	140	260	ns
			100 Mbps	14	26	ns
PMIR3	$t_{w(RX_CLKL)}$	Pulse Duration, RX_CLK Low	10 Mbps	140	260	ns
			100 Mbps	14	26	ns




PRU_MII_RT_TIMING_04

Figure 5-132. PRU_ICSSG MII_RXCLK Timing

Table 5-137. PRU_ICSSG MII_RT Timing Requirements – MII_TXCLK

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PMIT1	$t_{c(TX_CLK)}$	Cycle time, TX_CLK	10 Mbps	399.96	400.04	ns
			100 Mbps	39.996	40.004	ns
PMIT2	$t_{w(TX_CLKH)}$	Pulse Duration, TX_CLK High	10 Mbps	140	260	ns
			100 Mbps	14	26	ns
PMIT3	$t_{w(TX_CLKL)}$	Pulse Duration, TX_CLK Low	10 Mbps	140	260	ns
			100 Mbps	14	26	ns
PMIT4	$t_t(TX_CLK)$	Transition time, TX_CLK	10 Mbps		5	ns
			100 Mbps		5	ns




PRU_MII_RT_TIMING_05

Figure 5-133. PRU_ICSSG MII_TXCLK Timing

Table 5-138. PRU_ICSSG MII_RT Timing Requirements – MII_RXD[3:0], MII_RXDV, and MII_RXER

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT	
PMIR4	$t_{su}(RXD-RX_CLK)$	Setup time, RXD[3:0] valid before RX_CLK	10 Mbps	8		ns	
	$t_{su}(RX_DV-RX_CLK)$	Setup time, RX_DV valid before RX_CLK		8		ns	
	$t_{su}(RX_ER-RX_CLK)$	Setup time, RX_ER valid before RX_CLK		8		ns	
	$t_{su}(RXD-RX_CLK)$	Setup time, RXD[3:0] valid before RX_CLK	100 Mbps	8		ns	
		$t_{su}(RX_DV-RX_CLK)$		Setup time, RX_DV valid before RX_CLK	8		ns
		$t_{su}(RX_ER-RX_CLK)$		Setup time, RX_ER valid before RX_CLK	8		ns
PMIR5	$t_h(RX_CLK-RXD)$	Hold time, RXD[3:0] valid after RX_CLK	10 Mbps	8		ns	
	$t_h(RX_CLK-RX_DV)$	Hold time, RX_DV valid after RX_CLK		8		ns	
	$t_h(RX_CLK-RX_ER)$	Hold time, RX_ER valid after RX_CLK		8		ns	
	$t_h(RX_CLK-RXD)$	Hold time, RXD[3:0] valid after RX_CLK	100 Mbps	8		ns	
		$t_h(RX_CLK-RX_DV)$		Hold time, RX_DV valid after RX_CLK	8		ns
		$t_h(RX_CLK-RX_ER)$		Hold time, RX_ER valid after RX_CLK	8		ns




PRU_MII_RT_TIMING_06

Figure 5-134. PRU_ICSSG MII_RXD[3:0], MII_RXDV, and MII_RXER Timing

Table 5-139. PRU_ICSSG MII_RT Switching Characteristics – MII_TXD[3:0] and MII_TXEN

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
PMIT5	$t_d(TX_CLK-TXD)$	Delay time, TX_CLK High to TXD[3:0] valid	10 Mbps	5	25	ns
	$t_d(TX_CLK-TX_EN)$	Delay time, TX_CLK to TX_EN valid		5	25	ns
	$t_d(TX_CLK-TXD)$	Delay time, TX_CLK High to TXD[3:0] valid	100 Mbps	5	25	ns
		$t_d(TX_CLK-TX_EN)$		Delay time, TX_CLK to TX_EN valid	5	25



PRU_MII_RT_TIMING_07

Figure 5-135. PRU_ICSSG MII_TXD[3:0], MII_TXEN Timing

For more information, see *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem - Gigabit (PRU_ICSSG)* section in *Processors and Accelerators* chapter in the device TRM.

5.11.5.26 Timers

For more details about features and additional description information on the device Timers, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-140](#), [Table 5-141](#) and [Figure 5-136](#) present timings and switching characteristics of the Timers.

Table 5-140. Timing Requirements for Timers

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
T1	$t_{w(TINPH)}$	Pulse duration, high	CAPTURE	$2 + 4P^{(1)}$		ns
T2	$t_{w(TINPL)}$	Pulse duration, low	CAPTURE	$2 + 4P^{(1)}$		ns

(1) P = functional clock period in ns.

Table 5-141. Switching Characteristics for Timers

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
T3	$t_{w(TOOUTH)}$	Pulse duration, high	PWM	$-2 + 4P^{(1)}$		ns
T4	$t_{w(TOOUTL)}$	Pulse duration, low	PWM	$-2 + 4P^{(1)}$		ns

(1) P = functional clock period in ns.




Figure 5-136. Timer Timing

For more information, see *Timers* section in *Peripherals* chapter in the device TRM.

5.11.5.27 UART

For more details about features and additional description information on the device Universal Asynchronous Receiver Transmitter, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-142](#), [Table 5-143](#), and [Figure 5-137](#) present timing requirements and switching characteristics for UART interface.

Table 5-142. Timing Requirements for UART

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
4	$t_{w(RX)}$	Pulse width, receive data bit, 15/30 pF high or low		$0.95U^{(1)}$	$1.05U^{(1)}$	ns
5	$t_{w(CTS)}$	Pulse width, receive start bit, 15/30 pF high or low		$0.95U^{(1)}$	$1.05U^{(1)}$	ns
	$t_d(RTS-TX)$	Delay time, transmit start bit to transmit data		P ⁽²⁾		ns
	$t_d(CTS-TX)$	Delay time, receive start bit to transmit data		P ⁽²⁾		ns

(1) U = UART baud time = 1/Programmed baud rate

(2) P = Clock period of the reference clock (FCLK, usually 48 MHz or 192 MHz)

Table 5-143. Switching Characteristics Over Recommended Operating Conditions for UART

NO.	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
	$f_{(baud)}$	Maximum programmable baud rate	15 pF		12	MHz
			30 pF		0.115	
2	$t_{w(TX)}$	Pulse width, transmit data bit, 15/30 pF high or low		$U - 2.45^{(1)}$	$U + 2.45^{(1)}$	ns
3	$t_{w(RTS)}$	Pulse width, transmit start bit, 15/30 pF high or low		$U - 2.45^{(1)}$	$U + 2.45^{(1)}$	ns

(1) $U = \text{UART baud time} = 1/\text{Programmed baud rate}$




Figure 5-137. UART Timing

For more information, see *Universal Asynchronous Receiver/Transmitter (UART)* section in *Peripherals* chapter in the device TRM.

5.11.5.28 USB

The USB 2.0 subsystem is compliant with the Universal Serial Bus (USB) Specification, revision 2.0. Refer to the specification for timing details.

The USB 3.1 GEN1 Dual-Role Device Subsystem is compliant with the Universal Serial Bus (USB) 3.1 Specification, revision 1.0. Refer to the specification for timing details.

For more details about features and additional description information on the device Universal Serial Bus Subsystem (USB), see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

For more information, see *Universal Serial Bus (USB) Subsystem* section in *Peripherals* chapter in the device TRM.

5.11.6 Emulation and Debug

5.11.6.1 Debug Trace

[Table 5-144](#) and [Figure 5-138](#) assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 5-144. Debug Trace Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
DBTR1	$t_c(\text{TRC_CLK})$	Cycle time, TRC_CLK	6.50		ns
DBTR2	$t_w(\text{TRC_CLKH})$	Pulse width, TRC_CLK high	1.96		ns
DBTR3	$t_w(\text{TRC_CLKL})$	Pulse width, TRC_CLK low	1.96		ns
DBTR4	$t_{\text{osu}}(\text{TRC_DATAV-TRC_CLK})$	Output setup time, TRC_DATA valid to TRC_CLK edge	0.81		ns
DBTR5	$t_{\text{oh}}(\text{TRC_CLK-TRC_DATAI})$	Output hold time, TRC_CLK edge to TRC_DATA invalid	0.81		ns
DBTR6	$t_{\text{osu}}(\text{TRC_CTLV-TRC_CLK})$	Output setup time, TRC_CTL valid to TRC_CLK edge	0.81		ns
DBTR7	$t_{\text{oh}}(\text{TRC_CLK-TRC_CTLI})$	Output hold time, TRC_CLK edge to TRC_CTL invalid	0.81		ns
DBTR8	$t_{\text{rx}}(\text{TRC_CLK_DATA_CTL})$	Output rise time, 30% VDD to 70% VDD		0.75	ns
DBTR9	$t_{\text{fx}}(\text{TRC_CLK_DATA_CTL})$	Output fall time, 70% VDD to 30% VDD		0.75	ns




Figure 5-138. Debug Trace Timing

5.11.6.2 IEEE 1149.1 Standard-Test-Access Port (JTAG)

For more details about features and additional description information on the device IEEE 1149.1 Standard-Test-Access Port, see the corresponding sections within Section 4.3, Signal Descriptions and Section 6, Detailed Description.

5.11.6.2.1 JTAG Electrical Data and Timing

Table 5-145, Table 5-146, and Figure 5-139 assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 5-145. Timing Requirements for IEEE 1149.1 JTAG

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
J1	$t_c(TCK)$	Cycle time minimum, TCK	100		ns
J2	$t_w(TCKH)$	Pulse width minimum, TCK high	40		ns
J3	$t_w(TCKL)$	Pulse width minimum, TCK low	40		ns
J4	$t_{su}(TDI-TCK)$	Input setup time minimum, TDI valid to TCK high	13		ns
	$t_{su}(TMS-TCK)$	Input setup time minimum, TMS valid to TCK high	13		ns
J5	$t_h(TCK-TDI)$	Input hold time minimum, TDI valid from TCK high	7.7		ns
	$t_h(TCK-TMS)$	Input hold time minimum, TMS valid from TCK high	7.7		ns

Table 5-146. Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
J6	$t_d(TCKL-TDOI)$	Delay time minimum, TCK low to TDO invalid	0		ns
J7	$t_d(TCKL-TDOV)$	Delay time maximum, TCK low to TDO valid		37.75	ns




Figure 5-139. JTAG Test-Port Timing

ADVANCE INFORMATION

6 Detailed Description

6.1 Overview

The TDA4VM processor family is based on the evolutionary Jacinto 7 architecture, targeted at ADAS and Autonomous Vehicle (AV) applications and built on extensive market knowledge accumulated over a decade of TI's leadership in the ADAS processor market. The TDA4VM provides high performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced automotive platforms supporting multiple sensor modalities in centralized ECUs or stand-alone sensors. Key cores include next generation DSP with scalar and vector cores, dedicated deep learning and traditional algorithm accelerators, latest Arm and GPU processors for general compute, an integrated next generation imaging subsystem (ISP), video codec, Ethernet hub and isolated MCU island. All protected by automotive grade safety and security hardware accelerators.

NOTE

For more information on features, subsystems, and architecture of superset device System on Chip (SoC), see the device TRM.

6.2 Processor Subsystems

6.2.1 Arm Cortex-A72

The device implements one dual-core Arm® Cortex®-A72 MPU, which is integrated inside the Compute Cluster, along with other modules. The Cortex-A72 cores are general-purpose processors that can be used for running customer applications.

The A72SS is built around the Arm Cortex-A72 MPCore (A72 cluster), which is provided by Arm and configured by TI. It is based on the symmetric multiprocessor (SMP) architecture, and thus it delivers high performance and optimal power management and debug capabilities.

The A72 processor is a multi-issue out-of-order superscalar execution engine with integrated L1 instruction and data caches, compatible with Armv8-A architecture. The Armv8-A architecture brings a number of new features. These include 64-bit data processing, extended virtual addressing and 64-bit general purpose registers.

For more information, see *Dual-A72 MPU Subsystem* section in *Processors and Accelerators* chapter in the device TRM.

6.2.2 Arm Cortex-R5F

The MCU_ARMSS is a dual-core implementation of the Arm® Cortex®-R5F processor configured for split/lock operation. It also includes accompanying memories (L1 caches and tightly-coupled memories), standard Arm® CoreSight™ debug and trace architecture, integrated Vectored Interrupt Manager (VIM), ECC Aggregators, and various wrappers for protocol conversion and address translation for easy integration into the SoC.

For more information, see *Dual-R5F MCU Subsystem* section in *Processors and Accelerators* chapter in the device TRM.

6.2.3 DSP C71x

The TMS320C71x is the next-generation fixed and floating-point DSP platform. The C71x DSP is a new core in the Texas Instruments' DSP family. The C71x DSP supports vector signal processing, providing significant lift in DSP processing power over a broad range of general signal processing tasks in comparison to the C6x DSP family. In addition, the C71x provides several specialized functions which accelerate targeted functions by more than 30 times. Besides expanding vector processing capabilities, the new C71x core also incorporates advanced techniques to improve control code efficiency and ease of programming such as branch prediction, protected pipeline, precise exception and virtual memory management.

For more information, see *C71x DSP Subsystem* section in *Processors and Accelerators* chapter in the device TRM.

6.2.4 DSP C66x

The C66x subsystem is based on the TI's standard TMS320C66x DSP CorePac module. It includes subsystem logic to ease the C66x CorePac integration into the SoC, while maximizing software reuse from previous devices.

The C66x DSP extends the performance of the C64x+ and C674x DSPs through enhancements and new features. Many of the new features target increased performance for vector processing. The C64x+ and C674x DSPs support 2-way SIMD operations for 16-bit data and 4-way SIMD operations for 8-bit data. On C66x DSP, the vector processing capability is improved by extending the width of the SIMD instructions.

The C66x DSP can execute instructions that operate on 128-bit vectors. For example, the QMPY32 instruction is able to perform the element-to-element multiplication between two vectors of four 32-bit data each. The C66x DSP also supports SIMD for floating-point operations. Improved vector processing capability (each instruction can process multiple data in parallel) combined with the natural instruction level parallelism of C6000 architecture (for example, execution of up to eight instructions per cycle) results in a very high level of parallelism that can be exploited by DSP programmers through the use of TI's optimized C/C++ compiler.

For more information, see *C66x DSP Subsystem* section in *Processors and Accelerators* chapter in the device TRM.

6.3 Accelerators and Coprocessors

6.3.1 PRU_ICSSG

The programmable nature of the PRU cores, along with their access to pins, events and all device resources, provides flexibility in implementing fast real-time responses, specialized data handling operations, custom peripheral interfaces, and in offloading tasks from the other processor cores in the device.

6.3.1.1 PRU_ICSSG PRU Cores

The PRU cores are programmed with a small, deterministic instruction set. Each PRU can operate independently or in coordination with each other and can also work in coordination with the device-level host CPU. This interaction between processors is determined by the nature of the firmware loaded into the PRU's instruction memory.

6.3.1.2 PRU_ICSSG Broadside Accelerators

The PRU_ICSSG supports a broadside interface, which uses the XFR (XIN, XOUT, or XCHG) instruction to transfer the contents of PRUn, RTU_PRUn or TX_PRUn (where n = 0 or 1) registers to or from accelerators. This interface enables up to 31 registers (R0-R30, or 124 bytes) to be transferred in a single instruction. This section details the various accelerators that are available to the PRUn and/or RTU_PRUn and TX_PRUn through the broadside interface.

6.3.1.3 PRU_ICSSG Local INTC

The PRU_ICSSG interrupt controller (INTC) maps interrupts coming from different parts of the device (mapped to PRU_ICSSGn, where n = 0 or 1) to a reduced set of PRU_ICSSG interrupt channels.

6.3.1.4 PRU_ICSSG UART Module

The PRU_ICSSG UART0 peripheral is based on the industry standard TL16C550 asynchronous communications element, which in turn is a functional upgrade of the TL16C450. The information in this chapter assumes that user is familiar with these standards.

Functionally similar to the TL16C450 on power up (single character or TL16C450 mode), the PRU_ICSSG UART0 can be placed in an alternate FIFO (TL16C550) mode. This relieves the CPU of excessive software overhead by buffering received and transmitted characters. The receiver and transmitter FIFOs store up to 16 bytes including three additional bits of error status per byte for the receiver FIFO.

The PRU_ICSSG UART0 performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the CPU. The CPU can read the PRU_ICSSG UART0 status at any time. The PRU_ICSSG UART0 includes control capability and a processor interrupt system that can be tailored to minimize software management of the communications link.

The PRU_ICSSG UART0 includes a programmable baud generator capable of dividing the PRU_ICSSG UART0 input clock by divisors from 1 to 65535 and producing a 16x reference clock or a 13x reference clock for the internal transmitter and receiver logic.

6.3.1.5 PRU_ICSSG ECAP Module

For more details on the PRU_ICSSG0 and PRU_ICSSG1 ECAP0 I/O signals available at device level, refer to the *PRU_ICSSG Environment* section.

For PRU_ICSSG0 and PRU_ICSSG1 ECAP0 integration details and functionalities, controlled at PRU_ICSSG top level (functional clock control, etc.), refer to the *PRU_ICSSG Integration* section and the *PRU-ICSS Level Resources Functional Description* section.

6.3.1.6 PRU_ICSSG PWM Module

For PRU_ICSSG0 and PRU_ICSSG1 ECAP0 integration details and functionalities, controlled at PRU_ICSSG top level (functional clock control, etc.), refer to the Section 6.6.3, PRU_ICSSG Integration and the Section 6.6.4, PRU-ICSS Level Resources Functional Description.

6.3.1.7 PRU_ICSSG MII_G_RT Module

The Real-time Media Independent Interface (MII_G_RT) provides a programmable I/O interface for the PRUs to access and control up to two MII ports. The MII_G_RT module can also be configured to push and pull data independent of the PRU cores.

6.3.1.8 PRU_ICSSG MII MDIO Module

The PRU_ICSSG MII MDIO management I/F module implements the 802.3 serial management interface to interrogate and control two Ethernet PHYs simultaneously using a shared two-wire bus.

6.3.1.9 PRU_ICSSG IEP

The Industrial Ethernet Peripheral (IEP) performs hardware work required for Industrial Ethernet functions. The IEP module features an industrial ethernet timer with 16 compare events, industrial ethernet sync generator and latch capture, industrial ethernet watchdog timer, and a digital I/O port (DIGIO).

For more information, see *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem - Gigabit (PRU_ICSSG)* section in *Processors and Accelerators* chapter in the device TRM.

6.3.2 GPU

The Graphics Processing Unit (GPU) accelerates 3-dimensional (3D) and 2-dimensional (2D) graphics and compute applications.

The GPU module is a scalable architecture which efficiently processes a number of different workload concurrently:

- 3D Graphic Workload, which involves vertex data and pixel data processing for rendering of 3D scenes.
- 2D Graphic Workload, which involves pixel data processing for rendering 2D objects.
- Compute Applications Workload, which involves general purpose data processing.

For more information, see *Graphics Accelerator (GPU)* section in *Processors and Accelerators* chapter in the device TRM.

6.3.3 VPAC

The Vision Pre-processing Accelerator (VPAC) is a set of common vision primitive functions, performing memory-to-memory (M2M) pixel data processing tasks, such as: color processing and enhancement, noise filtering, wide dynamic range (WDR) processing, lens distortion correction, pixel remap for dewarping, on-the-fly scale generation, on-the-fly pyramid generation. The VPAC offloads these common tasks from the main SoC processors (ARM, DSP, etc.), so these CPUs can be utilized for differentiated high-level algorithms. The VPAC is designed to support multiple cameras by working in time-multiplexing mode. The VPAC works as front end to vision processing and prepares frame/scales for further processing by other vision accelerators or processor cores in the SoC.

For more information, see *Vision Pre-processing Accelerator (VPAC)* section in *Processors and Accelerators* chapter in the device TRM.

6.3.4 DMPAC

The Depth and Motion Perception Accelerator (DMPAC) is a power efficient hardware accelerator that computes dense stereo depth maps (*depth*) and dense optical flow vectors (*motion*) from camera inputs.

The image/video sensor-based environmental perception (also known as scene understanding) is at the core of many emerging applications in automotive, industrial and consumer electronics. Typically, this involves detection of all objects in the scene along with their 3D position and motion with regards to the observer or the car by analyzing one or many related input video streams. Various computer vision algorithms are used to achieve these tasks.

A very robust method of obtaining the 3D depth from images is to use two cameras in a stereo setup - two cameras with known relative positions and camera parameters. The two images of the same scene, captured from two different camera poses/perspectives, are analyzed to find disparities among every pixel positions in the images. This is known as the Stereo Disparity map. The disparity values of every pixel can be used to obtain the 3D positions of the object/space they belong to via triangulation.

On the other hand, by analyzing two images from a single camera, captured at two different time instances (that is, two temporal frames in a video), one can determine where each pixel in a past frame moved to in the future frame. This is known as the Optical Flow vector. The flow vectors for each pixel position can be used to obtain 3D structure of the scene, identify moving objects and determine their relative speed and direction of motion.

The DMPAC is dedicated to the aforesaid image processing tasks. The stereo and optical flow processing is partitioned into two top level sub-blocks: the Dense Optical Flow (DOF) engine and the Stereo Disparity Engine (SDE). The DOF and SDE blocks share a common shared local memory, DMA, external messaging and control infrastructure.

For more information, see *Depth and Motion Perception Accelerator (DMPAC)* section in *Processors and Accelerators* chapter in the device TRM.

6.3.5 D5520MP2

The DECODER module is a D5520MP2 dual-core PowerVR® VPU (video processor unit).

The D5520MP2 is capable of supporting:

- 1x 4kp60 decode or
- 2x 4kp30 decodes or
- 4x 1080p60 decodes or
- 8x 1080p30 decodes

For more information, see *Multi-Standard HD Video Decoder (D5520MP2)* section in *Processors and Accelerators* chapter in the device TRM.

6.3.6 VXE384MP2

The ENCODER module is a VXE384MP2 core PowerVR® VPU (video processor unit).

The VXE384MP2 is capable of supporting:

- 1x 1080p60 video stream encoding or
- 2x or 3x 1080p30 video stream encodings

For more information, see *Multi-Standard HD Video Encoder (VXE384MP2)* section in *Processors and Accelerators* chapter in the device TRM.

6.4 Other Subsystems

6.4.1 MSMC

The Multicore Shared Memory Controller (MSMC) forms the heart of the compute cluster (COMPUTE_CLUSTER0) providing high-bandwidth resource access both to and from all of the connected processing elements and the rest of the system. MSMC serves as the data-movement backbone of the compute cluster.

For more information, see *Multicore Shared Memory Controller (MSMC)* section in *Device Configuration* chapter in the device TRM.

6.4.2 NAVSS

6.4.2.1 NAVSS0

Main SoC Navigator Subsystem (NAVSS0) consists of DMA/Queue Management components – UDMA and Ring Accelerator (UDMASS), Peripherals (Module subsystem [MODSS]), Virtualization translation (VirtSS), and a North Bridge (NBSS).

6.4.2.2 MCU_NAVSS

MCU Navigator Subsystem (MCU NAVSS) has a subset of the modules of the main NAVSS and is instantiated in the MCU domain.

MCU Navigator Subsystem consists of DMA/Queue Management components – UDMA and Ring Accelerator (UDMASS), and Peripherals (Module subsystem [MODSS]).

For more information, see *Main Navigator Subsystem (NAVSS)* and *MCU Navigator Subsystem (MCU NAVSS)* sections in the device TRM.

6.4.3 PDMA Controller

The Peripheral DMA is a simple DMA which has been architected to specifically meet the data transfer needs of peripherals, which perform data transfers using memory mapped registers accessed via a standard non-coherent bus fabric. The PDMA module is intended to be located close to one or more peripherals which require an external DMA for data movement and is architected to reduce cost by using VBUSP interfaces and supporting only statically configured Transfer Request (TR) operations.

The PDMA is only responsible for performing the data movement transactions which interact with the peripherals themselves. Data which is read from a given peripheral is packed by a PDMA source channel into a PSI-L data stream which is then sent to a remote peer UDMA-P destination channel which then performs the movement of the data into memory. Likewise, a remote UDMA-P source channel fetches data from memory and transfers it to a peer PDMA destination channel over PSI-L which then performs the writes to the peripheral.

The PDMA architecture is intentionally heterogeneous (UDMA-P + PDMA) to right size the data transfer complexity at each point in the system to match the requirements of whatever is being transferred to or from. Peripherals are typically FIFO based and do not require multi-dimensional transfers beyond their FIFO dimensioning requirements, so the PDMA transfer engines are kept simple with only a few dimensions (typically for sample size and FIFO depth), hardcoded address maps, and simple triggering capabilities.

Multiple source and destination channels are provided within the PDMA which allow multiple simultaneous transfer operations to be ongoing. The DMA controller maintains state information for each of the channels and employs round-robin scheduling between channels in order to share the underlying DMA hardware.

For more information, see *PDMA Controller* section in *DMA Controllers* chapter in the device TRM.

6.4.4 Peripherals

6.4.4.1 ADC

The Analog-to-Digital Converter (ADC) module contains a single 12-bit ADC which can be multiplexed to any 1 of 8 analog inputs (channels).

For more information, see *Analog-to-Digital Converter (ADC)* section in *Peripherals* chapter in the device TRM.

6.4.4.2 ATL

The Audio Tracking Logic (ATL) is used by HD Radio™ applications to synchronize the digital audio output to the baseband clock. This same IP can also be used generically to track errors between two reference signals (such as frame syncs) and generate a modulated clock output (using software-controlled cycle stealing) which averages to some desired frequency. This process can be used as a hardware assist for asynchronous sample rate conversion algorithms.

For more information, see *Audio Tracking Logic (ATL)* section in *Peripherals* chapter in the device TRM.

6.4.4.3 AASRC

The Audio Asynchronous Sample Rate Converter (AASRC) module takes samples from one clock zone and moves them to another, while maintaining a high signal to noise ratio to ensure that the output quality is sufficient to meet the requirements for various high-end algorithms.

For more information, see *Audio Asynchronous Sample Rate Converter (AASRC)* section in *Peripherals* chapter in the device TRM.

6.4.4.4 CSI

6.4.4.4.1 Camera Streaming Interface Receiver (CSI_RX_IF) and MIPI DPHY Receiver (DPHY_RX)

The integration of the CSI_RX_IF module allows the device to stream video inputs from multiple cameras to the image processing accelerator (VPAC) or to internal memory. The video input may also be retransmitted via the transmitter CSI (CSI_TX_IF) for debug and test purposes.

For more information, see *Camera Streaming Interface (CSI)* section in *Peripherals* chapter in the device TRM.

6.4.4.4.2 Camera Streaming Interface Transmitter (CSI_TX_IF)

The integration of the CSI_TX_IF module allows the device to stream out video data from memory, or retransmit from the CSI receivers as an optional loopback output for diagnostics, debug, and test purposes.

For more information, see *Camera Streaming Interface (CSI)* section in *Peripherals* chapter in the device TRM.

6.4.4.5 CPSW2G

The two-port Gigabit Ethernet MAC (MCU_CPSW0) subsystem provides Ethernet packet communication for the device and is configured in a similar manner as an Ethernet switch. MCU_CPSW0 features the Reduced Gigabit Media Independent Interface (RGMII), Reduced Media Independent Interface (RMII), and the Management Data Input/Output (MDIO) interface for physical layer device (PHY) management.

For more information, see *Gigabit Ethernet Switch (CPSW0)* section in *Peripherals* chapter in the device TRM.

6.4.4.6 CPSW9G

The 9-port Gigabit Ethernet Switch (CPSW0) subsystem provides Ethernet packet communication for the device and can be configured as an Ethernet switch. CPSW0 features the Serial Gigabit Media Independent Interface (SGMII), Reduced Gigabit Media Independent Interface (RGMII), Reduced Media Independent Interface (RMII) and the Management Data Input/Output (MDIO) interface for physical layer device (PHY) management.

For more information, see *Gigabit Ethernet Switch (MCU_CPSW0)* section in *Peripherals* chapter in the device TRM.

6.4.4.7 DCC

The Dual Clock Comparator (DCC) is used to determine the accuracy of a clock signal during the time execution of an application. Specifically, the DCC is designed to detect drifts from the expected clock frequency. The desired accuracy can be programmed based on calculation for each application. The DCC measures the frequency of a selectable clock source using another input clock as a reference.

For more information, see *Dual Clock Comparator (DCC)* section in *Peripherals* chapter in the device TRM.

6.4.4.8 DDRSS

The DDR subsystem in this device comprises DDR controller, DDR PHY and wrapper logic to integrate these blocks in the device. The DDR subsystem is referred to as DDRSS0 and is used to provide an interface to external SDRAM devices which can be utilized for storing program or data. DDRSS0 is accessed via MSMC, and not directly through the system interconnect.

For more information, see *DDR Subsystem (DDRSS)* section in *Peripherals* chapter in the device TRM.

6.4.4.9 DSS

The DSS is a flexible composition-enabled display subsystem, that supports multiple high resolution display outputs. It consists of one Display Controller (DISPC) and one Frame Buffer Decompression Core (FBDC). The DISPC supports a multi-layer blending and transparency for each of its display outputs. The DISPC also supports a write-back pipeline with scaling to enable memory-to-memory composition and/or to capture a display output for Ethernet video encoding.

For more information, see *Display Subsystem (DSS)* section in *Peripherals* chapter in the device TRM.

6.4.4.9.1 DSI

The MIPI DSI v1.3.1 Controller (DSITX) implements the stream arbitration and low-level protocol layer functionalities required by MIPI DSI 1.3 standard. It supports up to 4 x 2.5 Gbps D-PHY data lanes in a single-link configuration and handles the byte lane mapping per use case (1, 2, 3, or 4-lanes). The accompanying DSI (Physical Layer) D-PHY module (DPHYTX) provides the video output interfacing by implementing a four-lane MIPI D-PHY transmitter.

For more information, see *Display Subsystem (DSS) and Display Peripherals* section in *Peripherals* chapter in the device TRM.

6.4.4.9.2 eDP

The VESA DP1.4/eDP1.4 Compliant Transmitter Host Controller (EDP) can output up to 4 video streams (through Multiple Stream Transport / MST) and one audio stream through the 4-lane accompanying SerDes module. It provides up to 25.92 Gbps of application bandwidth. An additional eDP (Physical Layer) auxiliary PHY (AUXPHY) module implements a doubly-terminated differential pair required for 1 Mbps data rates over a long (15m) cable.

For more information, see *Display Subsystem (DSS) and Display Peripherals* section in *Peripherals* chapter in the device TRM.

6.4.4.10 VPFE

The Video Processing Front End (VPFE) is an input interface module that receives raw (unprocessed) image/video data or YUV digital video data from external imaging peripherals (such as image sensors, video decoders, etc) and performs DMA transfers to store the captured data in the system DDR memory.

For more information, see *Video Processing Front End (VPFE)* section in *Peripherals* chapter in the device TRM.

6.4.4.11 eCAP

The enhanced Capture (ECAP) module can be used for:

- Sample rate measurements of audio inputs
- Speed measurements of rotating machinery (for example, toothed sprockets sensed via Hall sensors)
- Elapsed time measurements between position sensor pulses
- Period and duty cycle measurements of pulse train signals
- Decoding current or voltage amplitude derived from duty cycle encoded current/voltage sensors.

For more information, see *Enhanced Capture (ECAP) Module* section in *Peripherals* chapter in the device TRM.

6.4.4.12 EPWM

An effective PWM peripheral must be able to generate complex pulse width waveforms with minimal CPU overhead or intervention. It needs to be highly programmable and very flexible while being easy to understand and use. The EPWM unit described here addresses these requirements by allocating all needed timing and control resources on a per PWM channel basis. Cross coupling or sharing of resources has been avoided; instead, the EPWM is built up from smaller single channel modules with separate resources and that can operate together as required to form a system. This modular approach results in an orthogonal architecture and provides a more transparent view of the peripheral structure, helping users to understand its operation quickly.

In the further description the letter x within a signal or module name is used to indicate a generic EPWM instance on a device. For example, output signals EPWMxA and EPWMxB refer to the output signals from the EPWM_x instance. Thus, EPWM1A and EPWM1B belong to EPWM1, EPWM2A and EPWM2B belong to EPWM2, and so forth.

Additionally, the EPWM integration allows this synchronization scheme to be extended to the capture peripheral modules (ECAP). The number of modules is device-dependent and based on target application needs. Modules can also operate stand-alone.

For more information, see *Enhanced Pulse Width Modulation (EPWM) Module* section in *Peripherals* chapter in the device TRM.

6.4.4.13 ELM

The Error Location Module (ELM) is used with the GPMC. Syndrome polynomials generated on-the-fly when reading a NAND flash page and stored in GPMC registers are passed to the ELM. A host processor can then correct the data block by flipping the bits to which the ELM error-location outputs point.

When reading from NAND flash memories, some level of error-correction is required. In the case of NAND modules with no internal correction capability, sometimes referred to as *bare NANDs*, the correction process is delegated to the memory controller. ELM can be also used to support parallel NOR flash or NAND flash.

For more information, see *Error Location Module (ELM)* section in *Peripherals* chapter in the device TRM.

6.4.4.14 ESM

The Error Signaling Module (ESM) aggregates safety-related events and/or errors from throughout the device into one location. It can signal both low and high priority interrupts to a processor to deal with a safety event and/or manipulate an I/O error pin to signal an external hardware that an error has occurred. Therefore an external controller is able to reset the device or keep the system in safe, known state.

For more information, see *Error Signaling Module (ESM)* section in *Peripherals* chapter in the device TRM.

6.4.4.15 eQEP

The Enhanced Quadrature Encoder Pulse (EQEP) peripheral is used for direct interface with a linear or rotary incremental encoder to get position, direction and speed information from a rotating machine for use in high performance motion and position control system. The disk of an incremental encoder is patterned with a single track of slots patterns. These slots create an alternating pattern of dark and light lines. The disk count is defined as the number of dark/light line pairs that occur per revolution (lines per revolution). As a rule, a second track is added to generate a signal that occurs once per revolution (index signal: QEPI), which can be used to indicate an absolute position. Encoder manufacturers identify the index pulse using different terms such as index, marker, home position and zero reference.

For more information, see *Enhanced Quadrature Encoder Pulse (EQEP) Module* section in *Peripherals* chapter in the device TRM.

6.4.4.16 GPIO

The General-Purpose Input/Output (GPIO) peripheral provides dedicated general-purpose pins that can be configured as either inputs or outputs. When configured as an output, the user can write to an internal register to control the state driven on the output pin. When configured as an input, user can obtain the state of the input by reading the state of an internal register.

In addition, the GPIO peripheral can produce host CPU interrupts and DMA synchronization events in different interrupt/event generation modes.

For more information, see *General-Purpose Interface (GPIO)* section in *Peripherals* chapter in the device TRM.

6.4.4.17 GPMC

The General-Purpose Memory Controller is a unified memory controller dedicated for interfacing with external memory devices like:

- Asynchronous SRAM-like memories and application-specific integrated circuit (ASIC) devices
- Asynchronous, synchronous, and page mode (available only in non-multiplexed mode) burst NOR flash devices
- NAND flash
- Pseudo-SRAM devices

For more information, see *General-Purpose Memory Controller (GPMC)* section in *Peripherals* chapter in the device TRM.

6.4.4.18 Hyperbus

The Hyperbus module is a part of the device Flash Subsystem (FSS).

The Hyperbus module is low pin count memory interface that provides high read/write performance. The Hyperbus module connects to hyperbus memory (HyperFlash or HyperRAM) and uses simple hyperbus protocol for read and write transactions.

There is one Hyperbus™ module inside the device. The Hyperbus module includes one Hyperbus Memory Controller (HBMC).

For more information, see *Hyperbus Interface* section in *Peripherals* chapter in the device TRM.

6.4.4.19 I2C

The device contains ten multimaster Inter-Integrated Circuit (I2C) controllers each of which provides an interface between a local host (LH), such as an Arm or a Digital Signal Processor (DSP), and any I²C-bus-compatible device that connects via the I²C serial bus. External components attached to the I²C bus can serially transmit and receive up to 8 bits of data to and from the LH device through the 2-wire I²C interface.

Each multimaster I2C module can be configured to act like a slave or master I²C-compatible device.

The WKUP_I2C0, MCU_I2C0, I2C0, and I2C1 controllers have dedicated I²C compliant open drain buffers, and support high speed mode (up to 3.4 Mbps in 1.8 V mode and up to 400 kbps in 3.3 V mode). The MCU_I2C1, I2C2, I2C3, I2C4, I2C5, and I2C6 controllers are multiplexed with standard LVCMOS I/O, connected to emulate open drain, and support fast mode (up to 400 kbps in 1.8 V/3.3 V mode). The I2C emulation is achieved by configuring the LVCMOS buffers to output Hi-Z instead of driving high when transmitting logic 1.

For more information, see *Inter-Integrated Circuit (I2C) Interface* section in *Peripherals* chapter in the device TRM.

6.4.4.20 I3C

The device contains three Improved Inter-Integrated Circuit (I3C) controllers each of which provides an interface between a local host (LH), such as an Arm, and any I3C-bus-compatible device that connects via the I3C serial bus.

For more information, see *Improved Inter-Integrated Circuit (I3C) Interface* section in *Peripherals* chapter in the device TRM.

6.4.4.21 MCAN

The Controller Area Network (CAN) is a serial communications protocol which efficiently supports distributed real-time control. CAN has high immunity to electrical interference. In a CAN network, many short messages are broadcast to the entire network, which provides for data consistency in every node of the system.

The MCAN module supports both classic CAN and CAN FD (CAN with Flexible Data-Rate) specifications. CAN FD feature allows high throughput and increased payload per data frame. The classic CAN and CAN FD devices can coexist on the same network without any conflict.

For more information, see *Modular Controller Area Network (MCAN)* section in *Peripherals* chapter in the device TRM.

6.4.4.22 MCASP

The MCASP functions as a general-purpose audio serial port are optimized to the requirements of various audio applications. The MCASP module can operate in both transmit and receive modes. The MCASP is useful for time-division multiplexed (TDM) stream, Inter-IC Sound (I2S) protocols reception and transmission as well as for an inter-component digital audio interface transmission (DIT). The MCASP has the flexibility to gluelessly connect to a Sony/Philips digital interface (S/PDIF) transmit physical layer component.

Although inter-component digital audio interface reception (DIR) mode (this is, S/PDIF stream receiving) is not natively supported by the MCASP module, a specific TDM mode implementation for the MCASP receivers allows an easy connection to external DIR components (for example, S/PDIF to I2S format converters).

For more information, see *Multichannel Audio Serial Port (MCASP)* section in *Peripherals* chapter in the device TRM.

6.4.4.23 MCRC Controller

VBUSM CRC controller is a module which is used to perform CRC (Cyclic Redundancy Check) to verify the integrity of a memory system. A signature representing the contents of the memory is obtained when the contents of the memory are read into MCRC Controller. The responsibility of MCRC controller is to calculate the signature for a set of data and then compare the calculated signature value against a predetermined good signature value. MCRC controller provides four channels to perform CRC calculation on multiple memories in parallel and can be used on any memory system. Channel 1 can also be put into data trace mode, where MCRC controller compresses each data being read through CPU read data bus.

For more information, see *MCRC Controller* section in *Interprocessor Communication* chapter in the device TRM.

6.4.4.24 MCSPI

The MCSPI module is a multichannel transmit/receive, master/slave synchronous serial bus.

There are total of eleven MCSPI modules in the device.

For more information, see *Multichannel Serial Peripheral Interface (MCSPI)* section in *Peripherals* chapter in the device TRM.

6.4.4.25 MMC/SD

The MMCSHD Host Controller provides an interface to eMMC 5.1 (embedded MultiMedia Card), SD 4.10 (Secure Digital), and SDIO 4.0 (Secure Digital IO) devices. The MMCSHD Host Controller deals with MMC/SD/SDIO protocol at transmission level, data packing, adding cyclic redundancy checks (CRCs), start/end bit insertion, and checking for syntactical correctness.

For more information, see *Multimedia Card/Secure Digital (MMC/SD) Interface* section in *Peripherals* chapter in the device TRM.

6.4.4.26 OSPI

The Octal Serial Peripheral Interface (OSPI) module is a kind of Serial Peripheral Interface (SPI) module which allows single, dual, quad or octal read and write access to external flash devices. This module has a memory mapped register interface, which provides a direct memory interface for accessing data from external flash devices, simplifying software requirements.

The OSPI module is used to transfer data, either in a memory mapped direct mode (for example a processor wishing to execute code directly from external flash memory), or in an indirect mode where the module is set-up to silently perform some requested operation, signalling its completion via interrupts or status registers. For indirect operations, data is transferred between system memory and external flash memory via an internal SRAM which is loaded for writes and unloaded for reads by a device master at low latency system speeds. Interrupts or status registers are used to identify the specific times at which this SRAM should be accessed using user programmable configuration registers.

For more information, see *Octal Serial Peripheral Interface (OSPI)* section in *Peripherals* chapter in the device TRM.

6.4.4.27 PCIE

The Peripheral Component Interconnect Express (PCIe) subsystem is built around a multi-lane dual-mode PCIe controller that provides low pin-count, high reliability, and high-speed data transfers at rates of up to 8.0 Gbps per lane for serial links on backplanes and printed wiring boards.

For more information, see *Peripheral Component Interconnect Express (PCIe) Subsystem* section in *Peripherals* chapter in the device TRM.

6.4.4.28 SerDes

SerDes'es goal is to convert device (SoC) parallel data into serialized data that can be output over a high-speed electrical interface. In the opposite direction, SerDes converts high-speed serial data into parallel data that can be processed by the device. To this end, the SerDes contains a variety of functional blocks to handle both the external analog interface as well as the internal digital logic.

For more information, see *Serializer/Deserializer (SerDes)* section in *Peripherals* chapter in the device TRM.

6.4.4.29 WWDT

The Windowed Watchdog Timer provides timer functionality for operating systems and for benchmarking code. The module incorporates several counters, which define the timebases needed for scheduling in the operating system. The module is implemented with an RTI module, but only WWDT is supported.

This module is specifically designed to fulfill the requirements for OSEK (“Offene Systeme und deren Schnittstellen für die Elektronik im Kraftfahrzeug”; “Open Systems and the Corresponding Interfaces for Automotive Electronics”) as well as OSEK/Time compliant operating systems.

For more information, see *Real Time Interrupt (RTI) Module* section in *Peripherals* chapter in the device TRM.

6.4.4.30 Timers

All timers include specific functions to generate accurate tick interrupts to the operating system.

Each timer can be clocked from several different independent clocks. The selection of clock source is made from registers in the MCU_CTRL_MMR0/CTRL_MMR0.

In the MCU domain the device provides 10 timer pins to be used as MCU Timer Capture inputs or as MCU Timer PWM outputs. In order to provide maximum flexibility, these 10 pins may be used with any of MCU_TIMER0 through MCU_TIMER9 instances. System level muxes are used to control the capture source pin for each MCU_TIMER[9-0] and the MCU_TIMER[9-0] source for each MCU_TIMER_IO[1-0] PWM output.

In the MAIN domain the device provides 8 timer pins to be used as Timer Capture inputs or as Timer PWM outputs. For maximum flexibility, these 8 pins may be used with any of TIMER0 through TIMER19 instances. System level muxes are used to control the capture source pin for each TIMER[19-0] and the TIMER[19-0] source for each TIMER_IO[7-0] PWM output.

Each odd numbered timer instance from each of the domains may be optionally cascaded with the previous even numbered timer instance from the same domain to form up to a 64-bit timer. For example, TIMER1 may be cascaded to TIMER0, MCU_TIMER1 may be cascaded to MCU_TIMER0, etc.

When cascaded, TIMER_i acts as a 32-bit prescaler to TIMER_{i+1}, as well as MCU_TIMER_n acts as a 32-bit prescaler to MCU_TIMER_{n+1}. TIMER_i / MCU_TIMER_n must be configured to generate a PWM output edge at the desired rate to increment the TIMER_{i+1} / MCU_TIMER_{n+1} counter.

For more information, see *Timers* section in *Peripherals* chapter in the device TRM.

6.4.4.31 UART

The UART is a slave peripheral that utilizes the DMA for data transfer or interrupt polling via host CPU. There are twelve UART modules in the device. All UART modules support IrDA and CIR modes when 48 MHz function clock is used. Each UART can be used for configuration and data exchange with a number of external peripheral devices or interprocessor communication between devices.

For more information, see *Universal Synchronous/Asynchronous Receiver/Transmitter (UART)* section in *Peripherals* chapter in the device TRM.

6.4.4.32 USB

Similar to earlier versions of USB bus, USB 3.0 is a general-purpose cable bus, supporting data exchange between a host device and a wide range of simultaneously accessible peripherals.

The device supports two identical USB subsystems:

- USB3SS0 is SuperSpeed (SS) USB 3.0 Dual-Role-Device (DRD) subsystem with on-chip SS (USB3.0) PHY and HS/FS/LS (1) (USB2.0) PHY
- USB3SS1 is SuperSpeed (SS) USB 3.0 Dual-Role-Device (DRD) subsystem with on-chip SS (USB3.0) PHY and HS/FS/LS (USB2.0) PHY

For more information, see *Universal Serial Bus (USB) Subsystem* section in *Peripherals* chapter in the device TRM.

6.4.4.33 UFS

The Universal Flash Storage (UFS) interface is a standard-based serial interface engine.

There is one UFS module inside the device - UFS0. The UFS module includes one UFS 2.1 host controller (HC) with an integrated M-PHY.

The UFS module complies with the standards as listed in [Table 6-1](#).

Table 6-1. UFS Standards

DOCUMENT	VERSION	DESCRIPTION
JESD220-1A	v1.1	Universal Flash Storage (UFS) Unified Memory Extension
JESD220-2	v1.0	Universal Flash Storage (UFS) Card Extension
JESD220C	v2.1, March 2016	Universal Flash Storage (UFS)
JESD223-1B	v1.1A	Universal Flash Storage Host Controller Interface (UFSHCI) Unified Memory Extension
JESD223C	v2.1, March 2016	Universal Flash Storage Host Controller Interface (UFSHCI)
JESD224	March 2013	Universal Flash Storage (UFS) Test
	November, 2001	Federal Information Processing Standards (FIPS) 197 Advanced Encryption Standard (AES)
	v3.1, 2014	MIPI [®] Alliance Specification for M-PHY
	v1.60, 2013	MIPI Alliance Specification for Unified Protocol (UniProSM)
	Revision 24, August 2010	Small Computer System Interface (SCSI) Block Commands - 3
	Revision 27, October 2010	SCSI Primary Commands - 4

For more information, see *Universal Flash Storage (UFS) Interface* section in *Peripherals* chapter in the device TRM.

7 Applications, Implementation, and Layout

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test design implementation to confirm system functionality.

7.1 Power Supply Mapping

TPS6594 is the Power Management IC (PMIC) that should be used for the Device designs. TI requires use of this PMIC for the following reasons:

- TI has validated their use with the Device
- Board level margins including transient response and output accuracy are analyzed and optimized for the entire system
- Support for power sequencing requirements (refer to [Section 5.11.2, Power Supply Sequences](#))
- Support for Adaptive Voltage Scaling (AVS) Class 0 requirements, including TI provided software

Whenever we allow for combining of rails mapped on any of the SMPSes, the PDN guidelines that are the most stringent of the rails combined should be implemented for the particular supply rail.

It is possible that some voltage domains on the device are unused in some systems. In such cases, to ensure device reliability, it is still required that the supply pins for the specific voltage domains are connected to some core power supply output.

These unused supplies though can be combined with any of the core supplies that are used (active) in the system. e.g. if GPU domains are not used, they can be combined with the CORE domain, thereby having a single power supply driving the combined CORE and GPU domains.

For the combined rail, the following relaxations do apply:

- The AVS voltage of active rail in the combined rail needs to be used to set the power supply
- The decoupling capacitance should be set according to the active rail in the combined rail

[Figure 7-1](#) shows an example of the detailed power mapping between the processor and the TPS659413-Q1 and TPS659411-Q1 PMICs. In this configuration, both TPS6594-Q1 devices use a 3.3V input voltage. For more details, refer to the appnote titled "[User's Guide for Powering DRA829 and TDA4VM with the TPS6594-Q1 PMICs](#)".




Figure 7-1. Power Connections with TPS659413-Q1 and TPS659411-Q1

The power connections shown in [Figure 7-1](#) allow the support for features including MCU-only mode, suspend-to-RAM mode, SD-card integration, and USB interface integration. [Table 7-1](#) provides a guide to understand which power resources are required to support different system features. If the system feature listed is not required, the power connection can be removed and the SoC voltage domains will need to be grouped into alternative power rails.

Table 7-1. Power Connections by System Feature

Device	PMIC Resource	System Features				
		Active SoC	MCU-only Mode	Suspend-to-RAM Mode	SD Card	USB Interface
TPS659413-Q1	BUCK12	Required				
	BUCK3	Required	Required			
	BUCK4	Required		Required		
	BUCK5	Required				
	LDO1	Required		Required		
	LDO2	Required	Required			
	LDO3	Required				
	LDO4	Required	Required			
TPS659411-Q1	BUCK1234	Required				
	BUCK5	Required				
	LDO1				Required	
	LDO2					Required
	LDO3	Required				
	LDO4	Required				
TPS22965-Q1 (MCU I/O)	Load Switch	Required	Required			
TPS22965-Q1 (MAIN I/O)	Load Switch	Required				

ADVANCE INFORMATION

7.2 Device Connection and Layout Fundamentals

7.2.1 Power Supply Decoupling and Bulk Capacitors

7.2.1.1 Power Distribution Network Implementation Guidance

The [Sitara Processor Power Distribution Networks: Implementation and Analysis](#) provides guidance for successful implementation of the power distribution network. This includes PCB stackup guidance as well as guidance for optimizing the selection and placement of the decoupling capacitors. TI supports *only* designs that follow the board design guidelines contained in the application report.

7.2.2 External Oscillator

NOTE

NOTE TO USERS:

The content of this section is UNDER DEVELOPMENT!

7.2.3 JTAG and EMU

Texas Instruments supports a variety of eXtended Development System (XDS) JTAG controllers with various debug capabilities beyond only JTAG support. A summary of this information is available in the [XDS Target Connection Guide](#).

For more recommendations on EMU routing, see [Emulation and Trace Headers Technical Reference Manual](#)

7.2.4 Reset

NOTE

NOTE TO USERS:

The content of this section is UNDER DEVELOPMENT!

7.2.5 Unused Pins

For more information about Unused Pins, see [Section 4.5, Connections for Unused Pins](#)

7.2.6 Hardware Design Guide for AM752x/DRA829/TDA4VM Devices

NOTE

NOTE TO USERS:

The content of this section is UNDER DEVELOPMENT!

7.3 Peripheral- and Interface-Specific Design Information

7.3.1 LPDDR4 Board Design and Layout Guidelines


The goal of the [AM65x/DRA80xM DDR Board Design and Layout Guidelines](#) is to make the LPDDR4 system implementation straightforward for all designers. Requirements have been distilled down to a set of layout and routing rules that allow designers to successfully implement a robust design for the topologies that TI supports. TI only supports board designs using LPDDR4 memories that follow the guidelines in this document.

7.3.2 OSPI and QSPI Board Design and Layout Guidelines

The following section details the routing guidelines that must be observed when routing the OSPI and QSPI interfaces.

7.3.2.1 No Loopback and Internal Pad Loopback

- The MCU_OSPI[x]_CLK output signal must be connected to the CLK pin of the flash device
- The signal propagation delay from the MCU_OSPI[x]_CLK signal to the flash device must be < 450 ps (~7cm as stripline or ~8cm as microstrip)
- 50 Ω PCB routing is recommended along with series terminations, as shown in [Figure 7-2](#)
- Propagation delays and matching:
 - A to B < 450 ps
 - Matching skew: < 60 ps



OSPI_Board_01

* 0 Ω resistor (R1), located as close as possible to the MCU_OSPI[x]_CLK pin, is placeholder for fine tuning, if needed.

Figure 7-2. OSPI Interface High Level Schematic


7.3.2.2 External Board Loopback

- The MCU_OSPI[x]_CLK output signal must be connected to the CLK pin of the flash device
- The MCU_OSPI[x]_LBCLKO output signal must be looped back into the MCU_OSPI[x]_DQS input
- The signal propagation delay from the MCU_OSPI[x]_CLK pin to the flash device CLK input pin (A to B) should be approximately equal to half of the signal propagation delay from the MCU_OSPI[x]_LBCLKO pin to the MCU_OSPI[x]_DQS pin ((C to D)/2). See the note below.

- The signal propagation delay from the MCU_OSPI[x]_CLK pin to the flash device CLK input pin (A to B) must be approximately equal to the signal propagation delay of the control and data signals between the flash device and the SoC device (E to F, or F to E)
- 50 Ω PCB routing is recommended along with series terminations, as shown in [Figure 7-3](#)
- Propagation delays and matching:
 - A to B = E to F = (C to D) / 2
 - Matching skew: < 60 ps

NOTE

The OSPI Board Loopback Hold time requirement (described in [Section 5.11.5.22, OSPI](#)) is larger than the Hold time provided by a typical flash device. Therefore, the length of MCU_OSPI[x]_LBCLKO pin to the MCU_OSPI[x]_DQS pin (C to D) can be shortened to compensate.




* 0 Ω resistor (R1), located as close as possible to the MCU_OSPI[x]_CLK and MCU_OSPI[x]_LBCLKO pins, is a placeholder for fine tuning, if needed.

Figure 7-3. OSPI Interface High Level Schematic

7.3.2.3 DQS (only available in Octal Flash devices)

- The MCU_OSPI[x]_CLK output signal must be connected to the CLK pin of the flash device
- The DQS pin of the flash devices must be connected to MCU_OSPI[x]_DQS signal

- The signal propagation delay from the MCU_OSPI[x]_CLK pin to the flash device CLK input pin (A to B) should be approximately equal to the signal propagation delay from the MCU_OSPI[x]_DQS pin to the DQS output pin (C to D)
- 50 Ω PCB routing is recommended along with series terminations, as shown in Figure 7-4
- Propagation delays and matching:
 - A to B = C to D
 - Matching skew: < 60 ps



* 0 Ω resistor (R1), located as close as possible to the MCU_OSPI[x]_CLK pin, is a placeholder for fine tuning, if needed.


Figure 7-4. OSPI Interface High Level Schematic

7.3.3 USB VBUS Design Guidelines

The USB 3.1 specification allows the VBUS voltage to be as high as 5.5 V for normal operation, and as high as 20 V when the Power Delivery addendum is supported. Some automotive applications require a max voltage to be 30 V.

The device requires the VBUS signal voltage be scaled down using an external resistor divider (as shown in the Figure 7-5), which limits the voltage applied to the actual device pin (USB0_VBUS, USB1_VBUS). The tolerance of these external resistors should be equal to or less than 1%, and the leakage current of zener diode at 5 V should be less than 100 nA.

ADVANCE INFORMATION



J7ES_USB_VBUS_01

Figure 7-5. USB VBUS Detect Voltage Divider / Clamp Circuit⁽¹⁾

(1) USBn_VBUS, where n = 0 or 1.

The USB0_VBUS and USB1_VBUS pins can be considered to be fail-safe because the external circuit in Figure 7-5 limits the input current to the actual device pin in a case where VBUS is applied while the device is powered off.


7.3.4 System Power Supply Monitor Design Guidelines

The VMON_ER_VSYS pin provides a way to monitor the system power supply and is not fail-safe, unless implemented with the appropriate resistor voltage divider source. This pin should be sourced with a resistor voltage divider that receives its power from the system power supply.

The output of the resistor voltage divider is connected to the VMON_ER_VSYS pin which has a trigger voltage of $0.5 \text{ V} \pm 5\%$. The resistor voltage divider should be implemented such that it has a reference current in the range of $1 \mu\text{A}$ to $50 \mu\text{A}$, output voltage that never exceeds the maximum value defined in Section 5.1, *Absolute Maximums Ratings*, and output voltage of 0.54 V when the system supply drops to its lowest desired operating voltage.

The recommended output voltage of 0.54 V provides 40 mV of margin that includes 5% for tolerance of the voltage monitor, 1% for tolerance of each resistor, plus 5 mV of potential error introduced by input leakage current. This value ensures the voltage monitor will never trigger before reaching the expected trigger voltage.

Figure 7-6 presents an example, when the system power supply voltage is nominally 5 V and the desired trigger threshold is -10% or 4.5 V .



SPRSP36_VMON_ER_VMON_01

Figure 7-6. System Supply Monitor Voltage Divider Circuit

In this example the voltage divider ratio should be $(4.5 \text{ V} / 0.54 \text{ V}) = 8.33$. This ratio produces a 0.54 V potential on the VDDA_VSYS_MON pin when the system power supply is 4.5 V. In this case, the voltage monitor will trigger in the range of 3.88 V to 4.5 V. Precision 1% resistors with similar thermal coefficient are recommended for implementing the resistor voltage divider.

The VMON_IR_VEXT pin provides a way to monitor an external 1.8V power supply. An internal resistor divider with software control is implemented inside the SoC. Software can program the internal resistor divider to create appropriate under voltage and over voltage interrupts.

7.3.5 High Speed Differential Signal Routing Guidance

The [High Speed Interface Layout Guidelines](#) provides guidance for successful routing of the high speed differential signals. This includes PCB stackup and materials guidance as well as routing skew, length and spacing limits. TI supports *only* designs that follow the board design guidelines contained in the application report.

7.3.6 External Capacitors

NOTE

NOTE TO USERS:

The content of this section is UNDER DEVELOPMENT!

7.3.7 Thermal Solution Guidance

The [Thermal Design Guide for DSP and ARM Application Processors](#) provides guidance for successful implementation of a thermal solution for system designs containing this device. This document provides background information on common terms and methods related to thermal solutions. TI only supports designs that follow system design guidelines contained in the application report.

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, TDA4VM). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.
- null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

- TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

For orderable part numbers of TDA4VM devices in the ALF package type, see the Package Option Addendum of this document, the TI website (ti.com), or contact your TI sales representative.

8.1.1 Standard Package Symbolization

NOTE

Some devices may have a cosmetic circular marking visible on the top of the device package which results from the production test process. In addition, some devices may also show a color variation in the package substrate which results from the substrate manufacturer. These differences are cosmetic only with no reliability impact.




Figure 8-1. Printed Device Reference

8.1.2 Device Naming Convention

Table 8-1. Nomenclature Description

FIELD PARAMETER	FIELD DESCRIPTION	VALUES		DESCRIPTION
		MARKING	ORDERABLE	
a	Device evolution stage ⁽¹⁾	X	Contact TI	Prototype
		P		Preproduction (production test flow, no reliability data)
		BLANK		Production
BBBB ⁽²⁾	Base production part number	TDA4		ADAS 4 th Generation Super Tier
I	Device Identity	V		Scene Viewing
b	Device tier	M		Mid
		OTHER		Alternative device tier
DD	Device designator	88		Superset device
		OTHER		Alternative variants
z	Device Speed	P		Indicates the speed grade for each of the cores in the device. For more information see Table 5-1, Speed Grade Maximum Frequency .
		OTHER		Alternate speed grade
Y	Device type	G		General purpose (Prototype and Production)
		C		ASIL Certified devices
		H		High Security Capable
		S		ASIL Certified devices, High Security Capable
r	Device revision	BLANK		SR 1.0
PPP	Package designator	ALF		ALF FCBGA-N827 (24 mm x 24 mm) Package
c	Carrier designator	N/A	BLANK	Tray
		N/A	R	Tape and Reel
Q1	Automotive Designator	BLANK		Does not meet automotive qualification
		Q1		Meets Q100 equal requirements, with exceptions as specified in DM.

ADVANCE INFORMATION

Table 8-1. Nomenclature Description (continued)

FIELD PARAMETER	FIELD DESCRIPTION	VALUES		DESCRIPTION
		MARKING	ORDERABLE	
XXXXXXX		<i>As marked</i>	<i>N/A</i>	Lot Trace Code
YYY		<i>As marked</i>	<i>N/A</i>	Production Code, For TI use only
ZZZ		<i>As marked</i>	<i>N/A</i>	Production Code, For TI use only
O		<i>As marked</i>	<i>N/A</i>	Pin one designator
G1		<i>As marked</i>	<i>N/A</i>	ECAT—Green package designator

- (1) To designate the stages in the product development cycle, TI assigns prefixes to the part numbers. These prefixes represent evolutionary stages of product development from engineering prototypes through fully qualified production devices. Prototype devices are shipped against the following disclaimer:
 "This product is still in development and is intended for internal evaluation purposes."
 Notwithstanding any provision to the contrary, TI makes no warranty expressed, implied, or statutory, including any implied warranty of merchantability of fitness for a specific purpose, of this device.
- (2) XJ721EGALF is the base part number for the superset device. Software should constrain the features used to match the intended production device.

NOTE

BLANK in the symbol or part number is collapsed so there are no gaps between characters.

8.2 Tools and Software

The following products support development for TDA4VM platforms:

Development Tools

Clock Tree Tool for Sitara, Automotive, Vision Analytics, and Digital Signal Processors The Clock Tree Tool (CTT) for Sitara™ Arm®, Automotive, and Digital Signal Processors is an interactive clock tree configuration software that provides information about the clocks and modules in these TI devices. It allows the user to:

- Visualize the device clock tree
- Interact with clock tree elements and view the effect on PRCM registers
- Interact with the PRCM registers and view the effect on the device clock tree
- View a trace of all the device registers affected by the user interaction with clock tree

Code Composer Studio™ Integrated Development Environment Code Composer Studio (CCS) Integrated Development Environment (IDE) is a development environment that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

Pin mux tool The Pin MUX Utility is a software tool which provides a Graphical User Interface for configuring pin multiplexing settings, resolving conflicts and specifying I/O cell characteristics for TI MPUs. Results are output as C header/code files that can be imported into software development kits (SDKs) or used to configure customer's custom software. Version 4 of the Pin Mux utility adds the capability of automatically selecting a mux configuration that satisfies the entered requirements.

For a complete listing of development-support tools for the processor platform, visit the Texas Instruments website at ti.com. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

8.3 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The following documents describe the TDA4VM devices.

Technical Reference Manual

[J721E DRA829/TDA4VM/AM752x Processors Silicon Revision 1.0 Technical Reference Manual](#)

Details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the TDA4VM family of devices.

Errata

[J721E DRA829/TDA4VM/AM752x Processors Silicon Revision 1.0 Silicon Errata](#) Describes the known exceptions to the functional specifications for the device.

8.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.5 Trademarks

Jacinto, Code Composer Studio, E2E are trademarks of Texas Instruments.

CoreSight is a trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Arm, Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

PowerVR is a registered trademark of Imagination Technologies Limited.

MIPI is a registered trademark of MIPI Alliance, Inc.

HyperBus is a trademark of Mobiveil Inc.

eMMC is a trademark of MultiMediaCard Association.

PCI-Express is a registered trademark of PCI-SIG.

Secure Digital is a registered trademark of SD Card Association.

All other trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

9.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XTDA4VMXXXGALF	ACTIVE	FCBGA	ALF	827	44	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


ALF0827A



PACKAGE OUTLINE

FCBGA - 2.8 mm max height

PLASTIC BALL GRID ARRAY



4224732/B 02/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Pb-Free die bump and Pb-Free solder ball.

EXAMPLE BOARD LAYOUT


ALF0827A

FCBGA - 2.8 mm max height

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:5X



SOLDER MASK DETAILS
NOT TO SCALE

4224732/B 02/2019

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).

EXAMPLE STENCIL DESIGN

ALF0827A

FCBGA - 2.8 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated