











OPA990, OPA2990, OPA4990

SBOS933E - FEBRUARY 2019-REVISED DECEMBER 2019

OPAx990 40-V Rail-to-Rail Input/Output, Low Offset Voltage, Low Power Op Amp

Features

Low offset voltage: ±300 μV

Low offset voltage drift: ±0.6 µV/°C

Low noise: 30 nV/√Hz at 1 kHz

High common-mode rejection: 115 dB

Low bias current: ±10 pA

Rail-to-rail input and output

MUX-friendly/comparator inputs

 Amplifier operates with differential inputs up to supply rail

 Amplifier can be used in open-loop or as comparator

Wide bandwidth: 1.1-MHz GBW

High slew rate: 4.5 V/µs

Low quiescent current: 120 µA per amplifier

Wide supply: ± 1.35 V to ± 20 V, 2.7 V to 40 V

Robust EMIRR performance: 78 dB at 1.8 GHz

Differential and common-mode input voltage range to supply rail

2 Applications

- Multiplexed data-acquisition systems
- Test and measurement equipment
- Motor drive: power stage and control modules
- Power delivery: UPS, server, and merchant network power
- ADC driver and reference buffer amplifier
- Programmable logic controllers
- Analog input and output modules
- High-side and low-side current sensing
- High precision comparator

3 Description

The OPAx990 family (OPA990, OPA2990, and OPA4990) is a family of high voltage (40-V) general purpose operational amplifiers. These devices offer excellent DC precision and AC performance, including rail-to-rail input/output, low offset (±300 µV, typ), and low offset drift ($\pm 0.6 \,\mu\text{V/°C}$, typ).

Unique features such as differential and commonmode input voltage range to the supply rail, high short-circuit current (±80 mA), high slew rate (4.5 V/µs), and shutdown make the OPAx990 an extremely flexible, robust, and high-performance op amp for high-voltage industrial applications.

The OPAx990 family of op amps is available in *micro*size packages (such as X2QFN, WSON, and SOT-553), as well as standard packages (such as SOT-23, SOIC, and TSSOP), and is specified from -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOT-23 (5)	2.90 mm × 1.60 mm
OPA990	SOT-23 (6)	2.90 mm × 1.60 mm
OFA990	SC70 (5)	2.00 mm × 1.25 mm
	SOT-553 (5) ⁽²⁾	1.60 mm × 1.20 mm
	SOIC (8)	4.90 mm × 3.90 mm
	SOT-23 (8) ⁽²⁾	2.90 mm × 1.60 mm
OPA2990	TSSOP (8)	3.00 mm × 4.40 mm
UPA2990	VSSOP (8) ⁽²⁾	3.00 mm × 3.00 mm
	WSON (8)	2.00 mm × 2.00 mm
	X2QFN (10) ⁽²⁾	2.00 mm × 1.50 mm
	SOIC (14)	8.65 mm × 3.90 mm
OPA4990	TSSOP (14)	5.00 mm × 4.40 mm
OFA4990	WQFN (16) ⁽²⁾	3.00 mm × 3.00 mm
	X2QFN (14) ⁽²⁾	2.00 mm × 2.00 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) This package is preview only.

OPAx990 in a High-Voltage, Multiplexed, Data-Acquisition System






Table of Contents

1	Features 1	7.4 Device Functional Modes31
2	Applications 1	8 Application and Implementation 32
3	Description 1	8.1 Application Information
4	Revision History2	8.2 Typical Applications 32
5	Pin Configuration and Functions 4	9 Power Supply Recommendations 34
6	Specifications	10 Layout 34
•	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines34
	6.2 ESD Ratings	10.2 Layout Example34
	6.3 Recommended Operating Conditions	11 Device and Documentation Support 37
	6.4 Thermal Information for Single Channel	11.1 Device Support
	6.5 Thermal Information for Dual Channel	11.2 Documentation Support
	6.6 Thermal Information for Quad Channel	11.3 Related Links
	6.7 Electrical Characteristics	11.4 Receiving Notification of Documentation Updates 38
	6.8 Typical Characteristics	11.5 Support Resources
7	Detailed Description	11.6 Trademarks38
-	7.1 Overview	11.7 Electrostatic Discharge Caution38
	7.2 Functional Block Diagram	11.8 Glossary
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision D (July 2019) to Revision E	Page
•	Changed the OPA990 and OPA4990 device statuses from Advance Information to Production Data	1
•	Removed preview notation from OPA990 SOT-23 (5) package from Device Information table	1
•	Removed preview notation from OPA990S SOT-23 (6) package from Device Information table	1
•	Removed preview notation from OPA990 SC70 (5) package from Device Information table	1
•	Removed preview notation from OPA4990 SOIC (14) package from Device Information table	1
•	Removed preview notation from OPA4990 TSSOP (14) package from Device Information table	1
•	Removed preview notation from OPA990 DBV package (SOT-23) in the Pin Configuration and Functions section	<u></u>
•	Removed preview notation from OPA990 DCK package (SC70) in the Pin Configuration and Functions section	4
•	Removed preview notation from OPA990S DBV package (SOT-23) in the Pin Configuration and Functions section	۱ <mark>4</mark>
•	Removed preview notation from OPA4990 D (SOIC) and TSSOP (PW) packages in the <i>Pin Configuration and Functions</i> section	7

langes from Revision C (May 2019) to Revision D	Page
Removed preview notation from OPA2990 WSON (8) package from Device Information table	<i>'</i>
Removed preview notation from OPA2990 DSG package (WSON) in the Pin Configuration and Functions section	
Added SHUTDOWN to Electrical Characteristics table	13
Added Shutdown section to the Detailed Description section	3 ⁻
	Removed preview notation from OPA2990 WSON (8) package from <i>Device Information</i> table

Cł	Changes from Revision B (April 2019) to Revision C						
•	Removed preview notation from OPA2990 TSSOP (8) package from Device Information table	1					
•	Removed preview notation from OPA2990 PW package (TSSOP) in the Pin Configuration and Functions section	<u>5</u>					

Submit Documentation Feedback






Changes from Revision A (March 2019) to Revision B	Page
Removed preview notation from OPA2990 SOIC (8) package from <i>Device Information</i> table	
Removed preview notation from OPA2990 D package (SOIC) in the <i>Pin Configuration and Functions</i> sec	tion
Changes from Original (February 2019) to Revision A	Page
Changed the OPA2990 device status from Advance Information to Production Data	


Copyright © 2019, Texas Instruments Incorporated



5 Pin Configuration and Functions

OPA990 DBV and DRL Package⁽¹⁾ 5-Pin SOT-23 and SOT-553 Top View






(1) DRL package is preview only.

Pin Functions: OPA990

PIN		1/0	DESCRIPTION	
NAME	DBV and DRL	DCK	I/O	DESCRIPTION
IN+	3	1	I	Noninverting input
IN-	4	3	1	Inverting input
OUT	1	4	0	Output
V+	5	5	_	Positive (highest) power supply
V-	2	2	_	Negative (lowest) power supply

OPA990S DBV and DRL Package⁽¹⁾ 6-Pin SOT-23 and SOT-563 Top View




(1) DRL package is preview only.

Pin Functions: OPA990S

PIN		I/O	DESCRIPTION	
NAME	DBV and DRL	1/0	DESCRIPTION	
IN+	3	I	Noninverting input	
IN-	4	I	Inverting input	
OUT	1	0	Output	
SHDN	5	I	Shutdown: low = amplifier enabled, high = amplifier disabled. See <i>Shutdown</i> section for more information.	
V+	6	_	Positive (highest) power supply	
V-	2	_	Negative (lowest) power supply	




OPA2990 D, DDF, DGK, and PW Packages⁽¹⁾ 8-Pin SOIC, SOT-23-8, TSSOP, and VSSOP Top View



(1) DDF and DGK packages are preview only.

OPA2990 DSG Package⁽¹⁾ 8-Pin WSON With Exposed Thermal Pad Top View




 Connect thermal pad to V–. See Packages With an Exposed Thermal Pad section for more information.


Pin Functions: OPA2990

PIN				
NAME	SOIC, TSSOP, VSSOP, and WSON	I/O	DESCRIPTION	
IN1+	3	1	Noninverting input, channel 1	
IN1-	2	I	Inverting input, channel 1	
IN2+	5	I	Noninverting input, channel 2	
IN2-	6	1	Inverting input, channel 2	
OUT1	1	0	Output, channel 1	
OUT2	7	0	Output, channel 2	
V+	8	_	Positive (highest) power supply	
V-	4		Negative (lowest) power supply	





OPA2990S RUG Package⁽¹⁾ 10-Pin X2QFN Top View




(1) Package is preview only.

Pin Functions: OPA2990S


PIN		1/0	DECODINE	
NAME	VSSOP	X2QFN	I/O	DESCRIPTION
IN1+	3	10	I	Noninverting input, channel 1
IN1-	2	9	I	Inverting input, channel 1
IN2+	7	4	I	Noninverting input, channel 2
IN2-	8	5	I	Inverting input, channel 2
OUT1	1	8	0	Output, channel 1
OUT2	9	6	0	Output, channel 2
SHDN 1	5	2	1	Shutdown, channel 1: low = amplifier enabled, high = amplifier disabled. See <i>Shutdown</i> section for more information.
SHDN 2	6	3	I	Shutdown, channel 2: low = amplifier enabled, high = amplifier disabled. See <i>Shutdown</i> section for more information.
V+	10	7	_	Positive (highest) power supply
V-	4	1	_	Negative (lowest) power supply



OPA4990 D and PW Packages 14-Pin SOIC and TSSOP Top View




OPA4990 RTE Package⁽¹⁾⁽²⁾ 16-Pin WQFN With Exposed Thermal Pad Top View



- Connect thermal pad to V–. See Packages With an Exposed Thermal Pad section for more information.
- (2) Package is preview only.

OPA4990 RUC Packages⁽¹⁾ 14-Pin X2QFN With Exposed Thermal Pad Top View



(1) Package is preview only.

Pin Functions: OPA4990

i iii i diiddidid di 77 lood							
		PIN					
NAME	SOIC and TSSOP	WQFN	X2QFN	I/O	DESCRIPTION		
IN1+	3	1	2	1	Noninverting input, channel 1		
IN1-	2	16	1	I	Inverting input, channel 1		
IN2+	5	3	4	I	Noninverting input, channel 2		
IN2-	6	4	5	I	Inverting input, channel 2		
IN3+	10	10	9	I	Noninverting input, channel 3		
IN3-	9	9	8	I	Inverting input, channel 3		




Pin Functions: OPA4990 (continued)

		PIN			
NAME	SOIC and TSSOP	WQFN	X2QFN	1/0	DESCRIPTION
IN4+	12	12	11	I	Noninverting input, channel 4
IN4-	13	13	12	I	Inverting input, channel 4
NC	_	6, 7	_	_	Do not connect
OUT1	1	15	14	0	Output, channel 1
OUT2	7	5	6	0	Output, channel 2
OUT3	8	8	7	0	Output, channel 3
OUT4	14	14	13	0	Output, channel 4
V+	4	2	3	_	Positive (highest) power supply
V-	11	11	10	_	Negative (lowest) power supply

Submit Documentation Feedback



OPA4990S RTE Package⁽¹⁾ 16-Pin WQFN With Exposed Thermal Pad Top View



- (1) Connect thermal pad to V–. See *Packages With an Exposed Thermal Pad* section for more information.
- (2) Package is preview only.

Pin Functions: OPA4990S

PIN			
NAME	WQFN	I/O	DESCRIPTION
IN1+	1	1	Noninverting input, channel 1
IN1-	16	1	Inverting input, channel 1
IN2+	3	1	Noninverting input, channel 2
IN2-	4	1	Inverting input, channel 2
IN3+	10	1	Noninverting input, channel 3
IN3-	9	1	Inverting input, channel 3
IN4+	12	I	Noninverting input, channel 4
IN4-	13	1	Inverting input, channel 4
OUT1	15	0	Output, channel 1
OUT2	5	0	Output, channel 2
OUT3	8	0	Output, channel 3
OUT4	14	0	Output, channel 4
SHDN12	6	I	Shutdown, channels 1 and 2: low = amplifiers enabled, high = amplifiers disabled. See <i>Shutdown</i> section for more information.
SHDN34	7	I	Shutdown, channels 3 and 4: low = amplifiers enabled, high = amplifiers disabled. See <i>Shutdown</i> section for more information.
VCC+	2	_	Positive (highest) power supply
VCC-	11	_	Negative (lowest) power supply

Copyright © 2019, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V _S = (V+)) – (V–)	0	42	V
	Common-mode voltage (2)	(V-) - 0.5	(V+) + 0.5	V
Signal input pins	Differential voltage (2)		V _S + 0.2	V
	Current ⁽²⁾	-10	10	mA
Output short-circuit (3)		Continuous		
Operating ambient temper	erature, T _A	-55	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}	9	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
- (3) Short-circuit to ground, one amplifier per package. Extended short-circuit current, especially with higher supply voltage, can cause excessive heating and eventual destruction. See the *Thermal Protection* section for more information.

6.2 ESD Ratings

			VALUE	UNIT
M	Clastraatatia diasharaa	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD) Electrostatic discharge		Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _S	Supply voltage, (V+) – (V–)	2.7	40	V
VI	Input voltage range	(V-) - 0.2	(V+) + 0.2	V
V_{IH}	High level input voltage at shutdown pin (amplifier enabled)	(V-) + 1.1	$(V-) + 20 V^{(1)}$	V
V _{IL}	Low level input voltage at shutdown pin (amplifier disabled)	(V-)	(V-) + 0.2	V
T _A	Specified temperature	-40	125	°C

(1) Cannot exceed V+.

6.4 Thermal Information for Single Channel

THERMAL METRIC ⁽¹⁾		_	DBV (SOT-23)		DCK DRL ⁽²⁾ (SC70) (SOT-553)		UNIT
		5 PINS	6 PINS	5 PINS	5 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	192.1	1174.5	204.6	TBD	TBD	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	113.6	113.4	116.5	TBD	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	60.5	55.8	51.8	TBD	TBD	°C/W
ΨЈТ	Junction-to-top characterization parameter	37.2	39.6	24.9	TBD	TBD	°C/W
ΨЈВ	Junction-to-board characterization parameter	60.3	55.6	51.5	TBD	TBD	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	TBD	TBD	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) This package option is preview for OPA990.



6.5 Thermal Information for Dual Channel

		OPA2990, OPA2990S							
THERMAL METRIC ⁽¹⁾		D (SOIC)	DDF ⁽²⁾ (SOT-23-8)	DGK ⁽²⁾ (VSSOP)	DGS ⁽²⁾ (VSSOP)	DSG (WSON)	PW (TSSOP)	RUG ⁽²⁾ (X2QFN)	UNIT
		8 PINS	8 PINS	8 PINS	10 PINS	8 PINS	8 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	138.7	TBD	189.3	152.2	81.6	188.4	TBD	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	78.7	TBD	75.8	67.3	101.6	77.1	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	82.2	TBD	111.0	95.5	48.3	119.1	TBD	°C/W
ΨЈΤ	Junction-to-top characterization parameter	27.8	TBD	15.4	67.9	6.0	14.2	TBD	°C/W
ΨЈВ	Junction-to-board characterization parameter	81.4	TBD	109.3	94.3	48.3	117.4	TBD	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	TBD	N/A	N/A	22.8	N/A	TBD	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.6 Thermal Information for Quad Channel

THERMAL METRIC ⁽¹⁾		THERMAL METRIC ⁽¹⁾ D (SOIC)		RTE ⁽²⁾ (WQFN)	RUC ⁽²⁾ (WQFN)	UNIT
		14 PINS	14 PINS	16 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105.2	134.7	53.5	143.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	61.2	55.0	58.3	46.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	61.1	79.0	28.6	81.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	21.4	9.2	2.1	1.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	60.7	78.1	28.6	81.5	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	12.6	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Copyright © 2019, Texas Instruments Incorporated

⁽²⁾ This package option is preview for OPA2990.

⁽²⁾ This package option is preview for OPA4990.



6.7 Electrical Characteristics

For $V_S = (V+) - (V-) = 2.7 \text{ V}$ to 40 V (±1.35 V to ±20 V) at $T_A = 25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2, unless otherwise noted.

	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT	
OFFSET V	OLTAGE							
W	Innut offeet veltere	V V			±0.3	±1.5	mV	
V _{OS}	Input offset voltage	$V_{CM} = V -$	$T_A = -40^{\circ}C$ to 125°C			±1.75	IIIV	
dV _{OS} /dT	Input offset voltage drift		$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$		±0.6		μV/°C	
2022	Input offset voltage versus	V _{CM} = V-, V _S = 4 V to 40 V	T 4000 + 40500		±0.1	±1.3	1/0/	
PSRR	power supply	$V_{CM} = V -$, $V_{S} = 2.7 \text{ V to } 40 \text{ V}^{(1)}$	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		±0.75	±6.6	μV/V	
	Channel separation	f = 0 Hz			5		μV/V	
INPUT BIA	S CURRENT			II.		· ·		
I _B	Input bias current				±10		pА	
Ios	Input offset current				±5		pА	
NOISE		-		ll.		· ·		
_		f 0.4.11= += 40.11=			6		μV_{PP}	
E _N	Input voltage noise	f = 0.1 Hz to 10 Hz			1		μV_{RMS}	
		f = 1 kHz			30			
e _N	Input voltage noise density	f = 10 kHz			28		nV/√ Hz	
i _N	Input current noise	f = 1 kHz			2		fA/√ Hz	
INPUT VO	LTAGE RANGE							
V _{CM}	Common-mode voltage range			(V-) - 0.2		(V+) + 0.2	٧	
		V _S = 40 V, (V-) - 0.1 V < V _{CM} < (V+) - 2 V (PMOS pair)		100	115			
	$V_S = 4 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V} (PMOS pair)$	V _S = 4 V, (V-) - 0.1 V < V _{CM} < (V+) - 2 V (PMOS pair)		75	90		-ID	
CMRR	Common-mode rejection ratio	$V_S = 2.7 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V} (PMOS pair)^{(1)}$	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	70	90		dB	
		$V_S = 2.7 - 40 \text{ V}, (V+) - 1 \text{ V} < V_{CM}$ < (V+) + 0.1 V (NMOS pair)		80		=		
		(V+) - 2 V < V _{CM} < (V+) - 1 V		See Offset Voltage (Transition Finisher Typical Characteristics s			• ,	
INPUT CA	PACITANCE							
Z _{ID}	Differential				100 3		MΩ pF	
Z _{ICM}	Common-mode				6 1		$T\Omega \mid\mid pF$	
OPEN-LOG	OP GAIN							
		$V_{S} = 40 \text{ V}, V_{CM} = V_{S} / 2,$		120	145			
		$(V-) + 0.1 V < V_O < (V+) - 0.1 V$	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		142		dB	
		$V_S = 4 \text{ V}, V_{CM} = V_S / 2,$		104	130			
A _{OL}	Open-loop voltage gain	$(V-) + 0.1 V < V_O < (V+) - 0.1 V$	$T_A = -40$ °C to 125°C		125			
		$V_S = 2.7 \text{ V}, V_{CM} = V_S / 2,$		101	118		dB	
		$(V-) + 0.1 V < V_O < (V+) - 0.1$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		117		dB	

⁽¹⁾ Specified by characterization only.



Electrical Characteristics (continued)

For $V_S = (V+) - (V-) = 2.7$ V to 40 V (±1.35 V to ±20 V) at $T_A = 25$ °C, $R_L = 10$ k Ω connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$, unless otherwise noted.

	PARAMETER	TEST CONDI	TIONS	MIN TYP	MAX	UNIT
FREQUEN	ICY RESPONSE					
GBW	Gain-bandwidth product			1.1		MHz
SR	Slew rate	$V_S = 40 \text{ V}, G = +1, C_L = 20 \text{ pF}$		4.5		V/μs
		To 0.1%, V _S = 40 V, V _{STEP} = 10 V	V , G = +1, CL = 20 pF	4		
		To 0.1%, V _S = 40 V, V _{STEP} = 2 V	, G = +1, CL = 20 pF	2		
t _S	Settling time	To 0.01%, V _S = 40 V, V _{STEP} = 10		5		μs
		To 0.01%, V _S = 40 V, V _{STEP} = 2 V	V , G = +1, CL = 20 pF	3		
	Phase margin	$G = +1, R_L = 10 \text{ k}\Omega, C_L = 20 \text{ pF}$		60		0
	Overload recovery time	V _{IN} × gain > V _S		600		ns
THD+N	Total harmonic distortion + noise	V _S = 40 V, V _O = 1 V _{RMS} , G = 1, f	= 1 kHz	0.00162%		
OUTPUT					I	
			$V_S = 40 \text{ V}, R_L = \text{no}$ load	2		
			$V_S = 40 \text{ V}, R_L = 10 \text{ k}\Omega$	45	60	
			$V_S = 40 \text{ V}, R_L = 2 \text{ k}\Omega$	200		
	Voltage output swing from rail	Positive and negative rail headroom	$V_S = 2.7 \text{ V}, R_L = \text{no}$ load	1		mV
			$V_S = 2.7 \text{ V}, R_L = 10 \text{ k}\Omega$	5	20	
			$V_S = 2.7 \text{ V}, R_L = 2 \text{ k}\Omega$	25	50	
I _{SC}	Short-circuit current			±80		mA
C _{LOAD}	Capacitive load drive			See Typical Cha	aracteristics sec	tion
Z _O	Open-loop output impedance	f = 1 MHz, I _O = 0 A		575		Ω
POWER S	UPPLY					
				120	150	
	Quiescent current per	OPA2990, OPA4990, I _O = 0 A	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		160	
IQ	amplifier			130	170	μΑ
		OPA990, $I_0 = 0 A$	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		175	
	Turn-on time	At $T_A = 25$ °C, $V_S = 40$ V, V_S ramp	o rate > 0.3 V/µs	40		μS
SHUTDOW	VN			I.	U	
I _{QSD}	Quiescent current per amplifier	V_S = 2.7 V to 40 V, all amplifiers V	disabled, SHDN = V- + 1	20	30	μA
Z _{SHDN}	Output impedance during shutdown	V _S = 2.7 V to 40 V, amplifier disa	bled	10 12		GΩ pF
V _{IH}	Logic high threshold voltage (amplifier disabled)			(V–) + 1.1 V		V
V _{IL}	Logic low threshold voltage (amplifier enabled)				(V-) + 0.2 V	V
t _{ON}	Amplifier enable time (2)	$G = +1$, $V_{CM} = V-$, $V_{O} = 0.1 \times V_{S}$	/ 2	11		μs
t _{OFF}	Amplifier disable time (2)	$V_{CM} = V_{-}, V_{O} = V_{S} / 2$		2.5		μs
	SHDN pin input bias	V _S = 2.7 V to 40 V, (V−) + 20 V ≥	: SHDN ≥ (V–) + 0.9 V	500		,- A
	current (per pin)	$V_S = 2.7 \text{ V to } 40 \text{ V}, (V-) \leq \text{SHDN}$	≤ (V-) + 0.7 V	150		nA

⁽²⁾ Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.

Copyright © 2019, Texas Instruments Incorporated



Table 1. Table of Graphs


DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Temperature	Figure 3, Figure 4
Offset Voltage vs Common-Mode Voltage	Figure 5, Figure 6, Figure 7, Figure 8
Offset Voltage vs Power Supply	Figure 9
Open-Loop Gain and Phase vs Frequency	Figure 10
Closed-Loop Gain and Phase vs Frequency	Figure 11
Input Bias Current vs Common-Mode Voltage	Figure 12
Input Bias Current vs Temperature	Figure 13
Output Voltage Swing vs Output Current	Figure 14, Figure 15, Figure 16, Figure 17
CMRR and PSRR vs Frequency	Figure 18
CMRR vs Temperature	Figure 19
PSRR vs Temperature	Figure 20
0.1-Hz to 10-Hz Noise	Figure 21
Input Voltage Noise Spectral Density vs Frequency	Figure 22
THD+N Ratio vs Frequency	Figure 23
THD+N vs Output Amplitude	Figure 24
Quiescent Current vs Supply Voltage	Figure 25
Quiescent Current vs Temperature	Figure 26
Open Loop Voltage Gain vs Temperature	Figure 27
Open Loop Output Impedance vs Frequency	Figure 28
Output Swing vs Supply Voltage	Figure 29, Figure 30, Figure 31, Figure 32
Small Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 33, Figure 34
Phase Margin vs Capacitive Load	Figure 35
No Phase Reversal	Figure 36
Positive Overload Recovery	Figure 37
Negative Overload Recovery	Figure 38
Small-Signal Step Response (100 mV)	Figure 39, Figure 40
Large-Signal Step Response	Figure 41, Figure 42, Figure 43
Short-Circuit Current vs Temperature	Figure 44
Maximum Output Voltage vs Frequency	Figure 45
Channel Separation vs Frequency	Figure 46
EMIRR vs Frequency	Figure 47

Submit Documentation Feedback



6.8 Typical Characteristics


at T_A = 25°C, V_S = ±20 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 10 pF (unless otherwise noted)




ISTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 20$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 10$ pF (unless otherwise noted) 800 600 600 400 400 200 Offset Voltage (µV) Offset Voltage (µV) 200 -200 -200 -400 -400 -600 -600 -800 -800 -1000 -1000 -1200 -12 -16 -20 -16 12 16 20 -20 -12 12 16 20 Common Mode Voltage (V) Common Mode Voltage (V) D007 $T_A = 125$ °C $T_A = -40$ °C Figure 7. Offset Voltage vs Common-Mode Voltage Figure 8. Offset Voltage vs Common-Mode Voltage 750 100 Gain 600 Phase 80 125 450 300 Offset Voltage (µV) 60 100 150 40 75 Gain -150 50 20 -300 -450 0 25 -600 -750 -20 20 24 40 1k 10k 100k 1M 12 32 36 44 100 0 Supply Voltage (V) Frequency (Hz) $C_L = 20 pF$ Figure 9. Offset Voltage vs Power Supply Figure 10. Open-Loop Gain and Phase vs Frequency 70 60 2.5 G = -1I_B+ G = 10 I_{OS} 50 G = 1001.5 40 G = 10001 30







Typical Characteristics (continued)






Figure 17. Output Voltage Swing vs Output Current


(Sinking)

Figure 18. CMRR and PSRR vs Frequency

NSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 20$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 10$ pF (unless otherwise noted)






Figure 20. PSRR vs Temperature (dB)




Figure 21. 0.1-Hz to 10-Hz Noise





Figure 22. Input Voltage Noise Spectral Density vs Frequency






Figure 24. THD+N vs Output Amplitude

10 20

-30

-40

-50


-60

-70



Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 20$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 10$ pF (unless otherwise noted)







Figure 25. Quiescent Current vs Supply Voltage

Figure 26. Quiescent Current vs Temperature







Figure 27. Open-Loop Voltage Gain vs Temperature (dB)

Figure 28. Open-Loop Output Impedance vs Frequency






Figure 29. Output Swing vs Supply Voltage, Positive Swing


Figure 30. Output Swing vs Supply Voltage, Negative Swing

40

D027

STRUMENTS

Typical Characteristics (continued)







Figure 35. Phase Margin vs Capacitive Load



24 28 32 36





Figure 36. No Phase Reversal



Typical Characteristics (continued)






TEXAS INSTRUMENTS

Typical Characteristics (continued)





Submit Documentation Feedback

Figure 47. EMIRR (Electromagnetic Interference Rejection Ratio) vs Frequency



7 Detailed Description


7.1 Overview

The OPAx990 family (OPA990, OPA2990, and OPA4990) is a family of high voltage (40-V) general purpose operational amplifiers.

These devices offer excellent DC precision and AC performance, including rail-to-rail input/output, low offset ($\pm 300 \, \mu V$, typ), and low offset drift ($\pm 0.6 \, \mu V/^{\circ} C$, typ).

Unique features such as differential and common-mode input voltage range to the supply rail, high short-circuit current (±80 mA), high slew rate (4.5 V/µs), and shutdown make the OPAx990 an extremely flexible, robust, and high-performance operational amplifier for high-voltage industrial applications.

7.2 Functional Block Diagram



Submit Documentation Feedback Copyright © 2019, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 Input Protection Circuitry

The OPAx990 uses a unique input architecture to eliminate the requirement for input protection diodes but still provides robust input protection under transient conditions. Figure 48 shows conventional input diode protection schemes that are activated by fast transient step responses and introduce signal distortion and settling time delays because of alternate current paths, as shown in Figure 49. For low-gain circuits, these fast-ramping input signals forward-bias back-to-back diodes, causing an increase in input current and resulting in extended settling time.




Figure 48. OPAx990 Input Protection Does Not Limit Differential Input Capability




Figure 49. Back-to-Back Diodes Create Settling Issues

The OPAx990 family of operational amplifiers provides a true high-impedance differential input capability for high-voltage applications using a patented input protection architecture that does not introduce additional signal distortion or delayed settling time, making the device an optimal op amp for multichannel, high-switched, input applications. The OPA990 tolerates a maximum differential swing (voltage between inverting and non-inverting pins of the op amp) of up to 40 V, making the device suitable for use as a comparator or in applications with fast-ramping input signals such as data-acquisition systems; see the TI TechNote MUX-Friendly Precision Operational Amplifiers for more information.



Feature Description (continued)

7.3.2 EMI Rejection

The OPAx990 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAx990 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 50 shows the results of this testing on the OPAx990. Table 2 shows the EMIRR IN+ values for the OPAx990 at particular frequencies commonly encountered in real-world applications. The *EMI Rejection Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from www.ti.com.




Figure 50. EMIRR Testing

Table 2. OPA990 EMIRR IN+ For Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	59.5 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	68.9 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	77.8 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	78.0 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.8 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	87.6 dB



7.3.3 Thermal Protection

The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the OPAx990 is 150°C. Exceeding this temperature causes damage to the device. The OPAx990 has a thermal protection feature that reduces damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 170°C. Figure 51 shows an application example for the OPA990 that has significant self heating because of its power dissipation (0.81 W). Thermal calculations indicate that for an ambient temperature of 65°C, the device junction temperature must reach 177°C. The actual device, however, turns off the output drive to recover towards a safe junction temperature. Figure 51 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3 V. When self heating causes the device junction temperature to increase above the internal limit, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor R_L. If the condition that caused excessive power dissipation is not removed, the amplifier will oscillate between a shutdown and enabled state until the output fault is corrected.




Figure 51. Thermal Protection

7.3.4 Capacitive Load and Stability

The OPAx990 features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see Figure 52 and Figure 53. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation.




Figure 52. Small-Signal Overshoot vs Capacitive Load (10-mV Output Step, G = 1)




Figure 53. Small-Signal Overshoot vs Capacitive Load (10-mV Output Step, G = -1)

Submit Documentation Feedback



For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small resistor, $R_{\rm ISO}$, in series with the output, as shown in Figure 54. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio $R_{\rm ISO}$ / $R_{\rm L}$, and is generally negligible at low output levels. A high capacitive load drive makes the OPAx990 well suited for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in Figure 54 uses an isolation resistor, $R_{\rm ISO}$, to stabilize the output of an op amp. $R_{\rm ISO}$ modifies the open-loop gain of the system for increased phase margin.




Figure 54. Extending Capacitive Load Drive With the OPA990



7.3.5 Common-Mode Voltage Range

The OPAx990 is a 40-V, true rail-to-rail input operational amplifier with an input common-mode range that extends 200 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in Figure 55. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1 V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) - 2 V. There is a small transition region, typically (V+) - 2 V to (V+) - 1 V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance may be degraded compared to operation outside this region.

Figure 5 shows this transition region for a typical device in terms of input voltage offset in more detail.

For more information on common-mode voltage range and PMOS/NMOS pair interaction, see *Op Amps With Complementary-Pair Input Stages* application note.




Figure 55. Rail-to-Rail Input Stage

7.3.6 Phase Reversal Protection

The OPAx990 family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in non-inverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPAx990 is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in Figure 56. For more information on phase reversal, see *Op Amps With Complementary-Pair Input Stages* application note.




Figure 56. No Phase Reversal

Submit Documentation Feedback



7.3.7 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. Figure 57 shows an illustration of the ESD circuits contained in the OPAx990 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




Figure 57. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and very high voltage (for example; 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example; 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

Product Folder Links: OPA990 OPA2990 OPA4990

porated Submit Documentation Feedback



7.3.8 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPAx990 is approximately 600 ns.

7.3.9 Typical Specifications and Distributions

Designers often have guestions about a typical specification of an amplifier in order to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the ideal value, like an amplifier's input offset voltage. These deviations often follow Gaussian ("bell curve"), or normal distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in the Electrical Characteristics table.




Figure 58. Ideal Gaussian Distribution

Figure 58 shows an example distribution, where μ , or mu, is the mean of the distribution, and where σ , or sigma, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately twothirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from μ – σ to μ + σ).

Depending on the specification, values listed in the typical column of the Electrical Characteristics table are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (µ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ($\mu + \sigma$) in order to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for OPAx990, the typical input voltage offset is 300 µV, so 68.2% of all OPAx990 devices are expected to have an offset from $-300~\mu\text{V}$ to $+300~\mu\text{V}$. At 4 σ ($\pm 1200~\mu\text{V}$), 99.9937% of the distribution has an offset voltage less than $\pm 1200~\mu\text{V}$, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15.873 units.

Submit Documentation Feedback



Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits will be removed from production material. For example, the OPAx990 family has a maximum offset voltage of 1.5 mV at 25°C, and even though this corresponds to 5 σ (\approx 1 in 1.7 million units), which is extremely unlikely, TI assures that any unit with larger offset than 1.5 mV will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be an option as a wide guardband to design a system around. In this case, the OPAx990 family does not have a maximum or minimum for offset voltage drift, but based on Figure 2 and the typical value of $0.6~\mu\text{V/°C}$ in the *Electrical Characteristics* table, it can be calculated that the $6-\sigma$ value for offset voltage drift is about $3.6~\mu\text{V/°C}$. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should be used only to estimate the performance of a device.

7.3.10 Packages With an Exposed Thermal Pad

The OPAx990 family is available in packages such as the WSON-8 (DSG) and WQFN-16 (RTE) which feature an exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically conductive compound. For this reason, when using a package with an exposed thermal pad, the thermal pad must either be connected to V- or left floating. Attaching the thermal pad to a potential other than V- is not allowed, and performance of the device is not assured when doing so.

7.3.11 Shutdown

The OPAx990S devices feature one or more shutdown pins (SHDN) that disable the op amp, placing it into a low-power standby mode. In this mode, the op amp typically consumes about 20 µA. The SHDN pins are active high, meaning that shutdown mode is enabled when the input to the SHDN pin is a valid logic high.

The SHDN pins are referenced to the negative supply rail of the op amp. The threshold of the shutdown feature lies around 800 mV (typical) and does not change with respect to the supply voltage. Hysteresis has been included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown behavior, the SHDN pins should be driven with valid logic signals. A valid logic low is defined as a voltage between V- and V- + 0.4 V. A valid logic high is defined as a voltage between V- + 1.2 V and V- + 20 V. The shutdown pin circuitry includes a pull-down resistor, which will inherently pull the voltage of the pin to the negative supply rail if not driven. Thus, to enable the amplifier, the SHDN pins should either be left floating or driven to a valid logic low. To disable the amplifier, the SHDN pins must be driven to a valid logic high. The maximum voltage allowed at the SHDN pins is V- + 20 V. Exceeding this voltage level will damage the device.

The SHDN pins are high-impedance CMOS inputs. Channels of single and dual op amp packages are independently controlled, and channels of quad op amp packages are controlled in pairs. For battery-operated applications, this feature may be used to greatly reduce the average current and extend battery life. The typical enable time out of shutdown is 30 μs ; disable time is 3 μs . When disabled, the output assumes a high-impedance state. This architecture allows the OPAx990S family to operate as a gated amplifier, multiplexer, or programmable-gain amplifier. Shutdown time (tope) depends on loading conditions and increases as load resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 10-k Ω load to midsupply (VS / 2) is required. If using the OPAx990S without a load, the resulting turnoff time significantly increases.

7.4 Device Functional Modes

The OPAx990 has a single functional mode and is operational when the power-supply voltage is greater than or equal to $2.7 \text{ V } (\pm 1.35 \text{ V})$. The maximum power supply voltage for the OPAx990 is $40 \text{ V } (\pm 20 \text{ V})$.

The OPAx990S devices feature a shutdown pin, which can be used to place the op amp into a low-power mode. See *Shutdown* section for more information.



Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The OPAx990 family offers excellent DC precision and AC performance. These devices operate up to 40-V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 1.1-MHz bandwidth and high output drive. These features make the OPAx990 a robust, high-performance operational amplifier for high-voltage industrial applications.

8.2 Typical Applications

8.2.1 High Voltage Buffered Multiplexer

The OPAx990S shutdown devices can be configured to create a high voltage, buffered multiplexer. Outputs can be connected together on a common bus and the shutdown pins can be used to select the desired channel to pass through. Since the amplifier circuitry has been designed such that disable transitions occur significantly faster than enable transitions, the amplifier naturally exhibits a "break before make" switch topology. Amplifier outputs enter a high impedance state when placed in shutdown, so there is no risk of bus contention when connecting multiple channel outputs together. Additionally, because outputs are isolated from inputs, there is no concern about the impedance at the input of each channel interacting undesirably with the impedance at the output, like an amplifier gain stage or ADC driver circuit. Also, because this topology uses amplifiers instead of MOSFET switches, other common issues with multiplexers such as charge injection or signal error due to R_{ON} effects are eliminated.

Figure 59 shows an example topology for a basic 2:1 multiplexer. When SEL is low, channel 1 is selected and active; when SEL is high, channel 2 is selected and active. For more information on how to use the OPAx990S shutdown function, see the shutdown section in the *Electrical Characteristics* table.




Figure 59. High Voltage Buffered Multiplexer

8.2.2 Slew Rate Limit for Input Protection

In control systems for valves or motors, abrupt changes in voltages or currents can cause mechanical damages. By controlling the slew rate of the command voltages into the drive circuits, the load voltages ramps up and down at a safe rate. For symmetrical slew-rate applications (positive slew rate equals negative slew rate), one additional op amp provides slew-rate control for a given analog gain stage. The unique input protection and high output current and slew rate of the OPAx990 make the device an optimal amplifier to achieve slew rate control for both dual- and single-supply systems. Figure 60 shows the OPA990 in a slew-rate limit design.

Submit Documentation Feedback



Typical Applications (continued)




Figure 60. Slew Rate Limiter Uses One Op Amp



9 Power Supply Recommendations

The OPAx990 is specified for operation from 2.7 V to 40 V (±1.35 V to ±20 V); many specifications apply from –40°C to 125°C or with specific supply voltages and test conditions. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself.
 Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as
 possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as
 opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 62, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

10.2 Layout Example




Figure 61. Schematic Representation

Submit Documentation Feedback



Layout Example (continued)




Figure 62. Operational Amplifier Board Layout for Noninverting Configuration




Figure 63. Example Layout for SC70 (DCK) Package



Layout Example (continued)




Figure 64. Example Layout for VSSOP-8 (DGK) Package




Figure 65. Example Layout for WSON-8 (DSG) Package



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 TINA-TI™ (Free Software Download)

TINATM is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

NOTE

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

11.2 Documentation Support

11.2.1 Related Documentation

Texas Instruments, Op Amps With Complementary-Pair Input Stages application note

11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 3. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA990	Click here	Click here	Click here	Click here	Click here
OPA2990	Click here	Click here	Click here	Click here	Click here
OPA4990	Click here	Click here	Click here	Click here	Click here

Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback



11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.5 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.6 Trademarks

E2E is a trademark of Texas Instruments.

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

8 Submit Documentation Feedback





20-Mar-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA2990IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP2990	Samples
OPA2990IDSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O29G	Samples
OPA2990IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2990P	Samples
OPA2990SIDGSR	PREVIEW	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	OP29	
OPA4990IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4990D	Samples
OPA4990IPWR	PREVIEW	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	OPA49PW	
OPA990IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O90V	Samples
OPA990IDCKR	PREVIEW	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	1FL	
OPA990SIDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O90S	Samples
POPA2990IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	TBD	Call TI	Call TI	-40 to 125		Samples
POPA2990SIDGSR	ACTIVE	VSSOP	DGS	10	2500	TBD	Call TI	Call TI	-40 to 125		Samples
POPA4990IPWR	ACTIVE	TSSOP	PW	14	2000	TBD	Call TI	Call TI	-40 to 125		Samples
POPA990IDCKR	ACTIVE	SC70	DCK	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
POPA990SIDBVR	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

20-Mar-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Mar-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2990IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2990IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
OPA2990IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
OPA4990IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA990IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA990SIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3


www.ti.com 21-Mar-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2990IDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA2990IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
OPA2990IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
OPA4990IDR	SOIC	D	14	2500	367.0	367.0	38.0
OPA990IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
OPA990SIDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0






- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.


- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.








^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.






- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




PLASTIC SMALL OUTLINE - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





PLASTIC SMALL OUTLINE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.




PLASTIC SMALL OUTLINE



- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated